Quasimodo. under uncertainty. Alexandre David & K.G Larsen & Aalborg University, DK.
|
|
- Willis Shields
- 6 years ago
- Views:
Transcription
1 Quasimodo Testing real-time systems under uncertainty Alexandre David & K.G Larsen & & Shuhaoh Li & Bi Brian Nielsen Aalborg University, DK FMCO, Graz, December 1, 2010 Page 1
2 Automated Model Based x>=2 Model DBLclick! Test Test Gene- Generator rator tool tool click? x:=0 click? x<2 Conformance Testing Selection & optimization Correctness Relation Test suite Test execution tool Adaptor Does the behavior of the (blackbox) implementation ti comply to that t of the specification? pass fail
3 Challenges of Testing Embedded Real-time systems On Timing and value tolerances Must switch within 10 ms LightLevel (90 2 lumens) Non-determinism as abstraction Internal actions and scheduling Implementation freedom Limited precision sensors and actuation Observed / produced lumination Tester has limited observability and controllability How to generate tests? for different classes of timed automata - for different classes of timed automata SUT uncertainty on actual SUT state
4 Overview of Techniques Runtime work (Uppaal) Timed Automata Technique Testsstructure Restricted Controllable Timed Automata Reachability Analysis Preset sequence Part. Obs. TA Observable TA Game solving Strategy (DAG) State-set tracking More Liberal Guided randomized
5 Conformance Relation coin? give? tea! Specification Implementation give? coin? coin? give? coin? give? coffee! Timed Automata with Timed-LTS semantics Input I actions (?) are controlled by the environment Output actions (!) are controlled by the implementation Implementations are input enabled Testing hypothesis: IUT can be modeled by some (unknown) TA
6 Timed Conformance Derived from Tretman s IOCO Quiescense observation of bounded real-time delays Let I, S be timed I/O LTS, P a set of states TTr(P): the set of timed traces from P Out(P after ) = possible outputs and delays after I rt-ioco S =def TTr(S): Out(I after ) Out(S after ) TTr(I) TTr(s) if s and I are input enabled Intuition no illegal output is produced, and required output is produced (at right time) Soundness and completeness of test generation algs. See also [Krichen&Tripakis, Khoumsi]
7 Timed Coffee Machine coin? give? tea! Timed Automata S1 I3 I4 =coin.give.7.coffee TTr(I3), TTr(S1) coffee! =coin.give.1.coffee TTr(I4), TTr(S1) out(i3 after coin.give.7)={coffee,0} out(s1 after coin.give.7)={} out(i4 after coin.give.1)={coffee,0...4} out(s1 after coin.give.1)={0...4}
8 Environment Models IUT-model C r On! Env-model Off! Low? Med? High? E M E 1 E 2 E L E 2 E 1 E M
9 Conformance relation Relativized i real-time io-conformance E 0,i 0, 1,i 1 Environment assumptions 0,o 0, 1,o 1 S System Model I IUT E,S, ES I are input enabled Timed LTS Let P be a set of states TTr(P): the set of timed traces from states in P P after = the set of states reachable after timed trace Out(P) = possible outputs and delays from states in P I rt-ioco E S = def TTr(E): Out((E,I) after ) Out((E,S) after ) I rt-ioco E s iff TTr(I) () TTr(E) TTr(S) TTr(E) // input enabled Intuition, for all assumed environment behaviors, the IUT never produces illegal output, and always produces required output in time
10 DEMO: Touch-sensitive ii Light-Controller ologi tekno tionst ormat Info Patient user: Wait= Impatient: Wait=15
11 Test Generation using Verification lightcontrol.xml System model Uppaal Model- Trace Checker (witness) Test purpose p Some Property Random E<> light.bright Shortest Fastest testlight5.trc Use trace scenario as test case??!! (s.t. purpose revealed on a correct impl.)
12 Controllable Timed I/O Automata t Inputs (?) are controllable Outputs (!) are uncontrollable output-urgent urgent deterministic isolated outputs Test Purpose: E<> light.bright 10.touch!.dim?.2.touch.bright?.pass (else FAIL) Test case is a preset sequence of timed I/O actions
13 DOUTA test generation Test purposes as reachability property Coverage of Models Location/Edge coverage, def-use pair coverage, N-switch Annotate model with aux variables Commercializable, quite large systems Many results on optimization Minimize number of resets Limit length of test cases Shortest test case Timewise fastest test case Cost-optimal (e.g energy) priced timed automata
14 Automated Model Based Conformance Testing Model (Sys Env) y x>=2 DBLclick! Test Test Gene- Generator rator tool tool click? x:=0 click? x<2 Selection & optimization Correctness Relation Test suite Test execution tool Adaptor Does the behavior of the (blackbox) implementation i comply to that of the specification? i pass fail
15 Online Testing Model (Sys Env) x>=2 DBLclick! click? x:=0 click? x<2 Test Test Generator tool Generator tool Selection & optimization Correctness Relation input output Test generated and executed event-by-event (randomly) A.K.A on-the-fly testing Test execution tool Adaptor pass fail
16 Unrestricted Timed-Automata Idea: State-set t t tracking Dynamically compute all potential states that the model M can reach after the timed trace = 0,i 0, 1,o 1, 2,i 2,o 2, [Tripakis] Failure Diagnosis Z=M after ( 0,i 0, 1,o 1, 2,i 2,o 2 ) If Z= the IUT has made a computation not in model: FAIL i is a relevant input in Env iff i EnvOutput(Z) Model states s o Z i, o, i, o, FAIL
17 (Abstract) Online Algorithm Algorithm TestGenExe (S, E, IUT, T ) returns {pass, fail) Z := {(s0, e0)}. while Z iterations T do either randomly: 1. // offer an input if EnvOutput(Z) randomly choose i EnvOutput(Z) send ito IUT Z := Z After i 2. // wait d for an output randomly choose d Delays(Z) wait (for d time units or output o at d d) if o occurred then Z := Z After d Z := Z After o // may become ( fail) else Z := Z After d // no output within d delay 3. restart: Z := {(s0, e0)}, reset IUT //reset and restart if Z = then return fail else return pass
18 (Abstract) Online Algorithm Algorithm TestGenExe (S, E, IUT, T ) returns {pass, fail) Z := {(s0, e0)}. while Z iterations T do either randomly: 1. // offer an input if EnvOutput(Z) randomly choose i EnvOutput(Z) send ito IUT Z := Z After Sound i Complete (as T ) ) 2. // wait d for an output randomly choose (Under d Delays(Z) some technical wait (for d assumptions) time units or output o at d d) if o occurred then Z := Z After d Z := Z After o // may become ( fail) else Z := Z After d // no output within d delay 3. restart: Z := {(s0, e0)}, reset IUT //reset and restart if Z = then return fail else return pass
19 Real-time Online Specification TA-network State-set explorer: maintain and analyse a set of symbolic states (zones) in real time! Z 4 ZZ 115 Z i! Z Z Z Z 14 Z Z O? Z 9 Z 6 2 Z 18 Z 15 Z 12 System Under Test
20 On-line Testing Light Controller ologi tekno mousepress mouserelease Info ormat tionst UPPAAL TRON Testing Host TRON tcp/ip Real-time Simulated time Test Fixture setlevel grasp release LightControllerGUI setlevel LightController grasp release Release 1.5
21 Industrial Application Danfoss Electronic Cooling Controller Sensor Input air temperature t sensor defrost temperature sensor (door open sensor) Keypad Input 2 buttons (~40 user settable parameters) Output t Relays compressor relay defrost relay alarm relay (fan relay) Display Output alarm / error indication mode indication current calculated temperature Optional real-time clock or LON network module
22 Controllable Timed I/O Automata t Inputs (?) are controllable Outputs (!) are uncontrollable deterministic isolated outputs output-urgent T t i t f ti d I/O ti Test case is a preset sequence of timed I/O actions Time and resource optimal tests can be generated
23 TA with Uncertainty Inputs (?)are controllable Outputs (!) are uncontrollable Tidle=20 Tsw=4 timing uncertainty of outputs multiple enabled outputs
24 Timed Game Automata [Maler, Pnueli, Sifakis 95]. Uncontrollable Controllable The controller continuously observes all delays & moves Move: controllable edge: c delay: Winning strategy: a function that tells the controller how to move in any given state to win the game: Memoryless strategy: F : State E c Reachability Games: Reach Goal Safety Games: Avoid loose
25 Timed Games a winning strategy: L0: L1: L2: L3:
26 Testing as Playing Games (the tester) Controlled only by the tester the game player stimuli reactions the game opponent Controlled only by the System Under Test (the IUT)
27 Test generation using TGA System Model Control or Test Purpose Property Uppaal-Tiga Game Solver Strategy (Directed acyclic graph) Efficient zone-based on-the fly algorithms forward algorithm with a backward fix-point computation of the winning/losing sets. Production Cell Brick Sorting Stable climate Control
28 Observable Timed Automata Tidle=20 Tsw=4 timing uncertainty of outputs Inputs (?) are controllable Outputs (!) are uncontrollable uncontrollable outputs control: A<> Bright Off-line test-case generation = Compute winning strategy for reaching Bright Assign verdicts st. lost game means IUT not conforming
29 A trick light control Tidle=20 Tsw=4 How to test for Bright? E<> (control: A<> Bright) or <<c,u>> (<<c>> ( c Bright)
30 Cooperative Strategies FAIL initial Model Statespacet possibly winning winning i Goal (pass) INCONC loosing Uppaal-Tiga extended to compute this partitioning motivated by testing applications
31 Partially Observable Systems What if : -LocationsOff and Bright can be sensed; - Dim1 and Dim2 are indistinguishable - Other locations (L1, L2): don t care; -Clock y can only be checked if y [0, 1). Strategy: If in Dim1 then bla bla bla... - We can tell it is in Dim1 or Dim2 ; but not exactly which one
32 Specifying Observations Smart Light Controller test purpose p Using a set of observable predicates: (In some location?, clocks satisfy some constraints?) e.g., { ({Off}, true), ({Dim1,Dim2}, true), ({Bright}, true), ( any, 0=<y<1) }
33 Test Generation for Partially Observable bl Systems PO-TGA models observations { ({Off}, true), ({Dim1,Dim2}, true), ({Bright}, true), ( L, 0=<y<1) <1) } Uppaal-TIGA P.O game solving test purpose Control:A<> Bright winning game strategy
34 Test Execution for Partially Observable bl Timed Systems ({Off}, true) ({Dim1, Dim2}, true) ({Bright}, true) (L, 0=<y<1) Sketch of Test Execution Algorithm: 1. If goal observation is reached, then pass ; else continue; 2. Offer input or do a delay as instructed by the strategy, until the observation changes; 3. If the new observation is allowed, then continue on, otherwise fail.
35 Results wsn-leader election node 1 node 3 buffer... node n node i Promising (but may be costly) Surprisingly P.O test generation scales better Different algorithms for game solving Finer (fully observable) vs. Coarser (partially observable) state space partitioning
36 Ongoing Work Extensons for Probabilistic Models Real-time testing of the gmac (gossip Medium Access Control)
37 END Informationsteknologi
Towards Compositional Testing of Real-Time Systems
Towards Compositional Testing of Real-Time Systems Kim G Larsen, Axel Legay, Marius Mikucionis, Brian Nielsen, Ulrik Nyman Aalborg University, DENMARK Compositional Testing Integration of fully conformant
More informationA game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian
Aalborg Universitet A game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian Published in: Design, Automation and Test in Europe DOI (link
More informationModeling, Verification, and Testing of
ARTIST Summer School in Morocco Rabat, July 11-16th, 2010 Modeling, Verification and Testing of of Embedded Systems Speaker : Brian Nielsen Centre of Embedded Software Systems Aalborg University, DK Modeling,
More informationUPPAAL Tutorial. UPPAAL Family
UPPAAL Tutorial Beyond UPPAAL Alexandre David Paul Pettersson RTSS 05 Classic : real-time verification Cora: real-time scheduling Tron: online real-time testing Tiga: timed game Times: schedulability analysis
More informationImprovements on the Online Testing with T-UppAal: Coverage Measurement and Re-runs
Improvements on the Online Testing with T-UppAal: Coverage Measurement and Re-runs Gunnar Hall Piotr Kordy Dalia Vitkauskaitė Master Thesis Software System Engineering Department of Computer Science Aalborg
More informationA Test Case Generation Algorithm for Real-Time Systems
A Test Case Generation Algorithm for Real-Time Systems Anders Hessel and Paul Pettersson Department of Information Technology Uppsala University, P.O. Box 337 SE-751 05 Uppsala, Sweden {hessel,paupet}@it.uu.se
More informationModel-Based Testing. The Next Step in Test Automation!? Jan Tretmans SUT. model. TorXakis. SUMBAT: SUpersizing. Model.
Model-Based Testing The Next Step in Test Automation!? model Jan Tretmans SUMBAT: SUpersizing Model TorXakis BAsed Testing SUT TNO Embedded Systems Innovation Radboud University, Nijmegen pass fail 2 Overview
More informationSoftware Testing IV. Prof. Dr. Holger Schlingloff. Humboldt-Universität zu Berlin
Software Testing IV Prof. Dr. Holger Schlingloff Humboldt-Universität zu Berlin and Fraunhofer Institute of Computer Architecture and Software Technology FIRST Outline of this Lecture Series 2006/11/24:
More informationTesting Real-Time Embedded Software using UPPAAL-TRON
Testing Real-Time Embedded Software using UPPAAL-TRON An Industrial Case Study Kim G. Larsen Marius Mikucionis Brian Nielsen Arne Skou Center of Embedded Software Systems, CISS Aalborg University Fredrik
More informationUppaal Stratego. Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist
Uppaal Stratego Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist Department of Computer Science, Aalborg University, Selma Lagerlöfs Vej 300, 9220 Aalborg
More informationOverview of Timed Automata and UPPAAL
Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed
More informationAutomatic Testing with Formal Methods
November 30th, 2010 Testing is Inevitable Can be applied to the actual implementation Scales up Can be applied to the actual implementation No need to build a model of the system It is complex to build
More informationVerification in Continuous Time Recent Advances
Verification in Continuous Time Recent Advances Hongyang Qu Department of Automatic Control and Systems Engineering University of Sheffield 10 March 2017 Outline Motivation Probabilistic models Real-time
More informationModel-based GUI testing using Uppaal at NOVO Nordisk
Model-based GUI testing using Uppaal at NOVO Nordisk Ulrik H. Hjort 2, Jacob Illum 1, Kim G. Larsen 1, Michael A. Petersen 2, and Arne Skou 1 1 Department of Computer Science, Aalborg University, Denmark
More informationParametric Real Time System Feasibility Analysis Using Parametric Timed Automata
Parametric Real Time System Feasibility Analysis Using Parametric Timed Automata PhD Dissertation Yusi Ramadian Advisor : Luigi Palopoli Co advisor : Alessandro Cimatti 1 Real Time System Applications
More informationReal-time Testing with Timed Automata Testers and Coverage Criteria
Unité Mixte de Recherche 5104 CNRS - INPG - UJF Centre Equation 2, avenue de VIGNATE F-38610 GIERES tel : +33 456 52 03 40 fax : +33 456 52 03 50 http://www-verimag.imag.fr Real-time Testing with Timed
More informationModel-Based Testing. Theory Tools Applications SUT. model. Jan Tretmans
Model-Based Testing Theory Tools Applications model Jan Tretmans ESI Embedded Systems Innovation by TNO Radboud University Nijmegen Högskolan i Halmstad jan.tretmans@tno.nl pass fail SUT Jan Tretmans Embedded
More informationModel checking and timed CTL
Chapter 6 Model checking and timed CTL Ah! What did I tell you? 88 miles per hour! The temporal displacement occurred at exactly 1:20am and *zero* seconds! [Dr Emmett Brown] 6.1 Timed CTL Page 86 Formal
More informationTimed Automata From Theory to Implementation
Timed Automata From Theory to Implementation Patricia Bouyer LSV CNRS & ENS de Cachan France Chennai january 2003 Timed Automata From Theory to Implementation p.1 Roadmap Timed automata, decidability issues
More informationTowards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata
Towards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata Bernhard K. Aichernig and Florian Lorber Institute for Software Technology, Graz University of Technology, Austria
More informationAutomated Formal Methods for Embedded Systems
Automated Formal Methods for Embedded Systems Bernd Finkbeiner Universität des Saarlandes Reactive Systems Group 2011/02/03 Bernd Finkbeiner (UdS) Embedded Systems 2011/02/03 1 / 48 Automated Formal Methods
More informationSymbolic and Statistical Model Checking in UPPAAL
Symbolic and Statistical Model Checking in UPPAAL Alexandre David Kim G. Larsen Marius Mikucionis, Peter Bulychev, Axel Legay, Dehui Du, Guangyuan Li, Danny B. Poulsen, Amélie Stainer, Zheng Wang CAV11,
More informationThe UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN
The UPPAAL Model Checker Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The aim of this presentation Introduce the basic concepts of model checking from a practical perspective Describe
More informationUPPAAL. Verification Engine, Options & Patterns. Alexandre David
UPPAAL Verification Engine, Options & Patterns Alexandre David 1.2.05 Outline UPPAAL Modelling Language Specification Language UPPAAL Verification Engine Symbolic exploration algorithm Zones & DBMs Verification
More informationFachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts
2.3 Timed Automata and Real-Time Statecharts Develop a BOOK RATING APP and win awesome prizes! The creators of the best submissions will be invited to an exclusive party in February
More informationKilling strategies for model-based mutation testing
SOFTWARE TESTING, VERIFICATION AND RELIABILITY Softw. Test. Verif. Reliab. 0000; 00:1 33 Published online in Wiley InterScience (www.interscience.wiley.com). Killing strategies for model-based mutation
More informationTimed Automata: Semantics, Algorithms and Tools
Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University Email: {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related
More informationM. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification
Systematic Implementation of Real-Time Models M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification Model-based Development for Controllers Make a model of the environment
More informationVerification and Validation meet Planning and Scheduling
Verification and Validation meet Planning and Scheduling AndreA Orlandini (CNR-ISTC) Email: andrea.orlandini@istc.cnr.it National Research Council of Italy (CNR-ISTC) P&S Autonomy and V&V P&S systems are
More informationTime-Optimal Test Cases for Real-Time Systems
Time-Optimal Test Cases for Real-Time Systems Anders Hessel 1, Kim G. Larsen 2, Brian Nielsen 2, Paul Pettersson 1, and Arne Skou 2 1 Department of Information Technology, Uppsala University, P.O. Box
More informationTesting of software and of communication systems. Richard Castanet, Bordeaux
Testing of software and of communication systems Richard Castanet, LaBRI Bordeaux 40ième anniversaire du LAAS 1 Overview Test positioning, definitions and norms Automatization andformal methods Test of
More informationCS 361 Data Structures & Algs Lecture 15. Prof. Tom Hayes University of New Mexico
CS 361 Data Structures & Algs Lecture 15 Prof. Tom Hayes University of New Mexico 10-12-2010 1 Last Time Identifying BFS vs. DFS trees Can they be the same? Problems 3.6, 3.9, 3.2 details left as homework.
More informationQuantitative analysis of real-time systems
Quantitative analysis of real-time systems Patricia Bouyer bouyer@lsv.ens-cachan.fr Kim G. Larsen kgl@cs.aau.dk LSV CNRS & ENS Cachan 6 avenue du Président Wilson 9 Cachan France Uli Fahrenberg uli@cs.aau.dk
More informationCOMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University
Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics
More informationwant turn==me wait req2==0
Uppaal2k: Small Tutorial Λ 16 October 2002 1 Introduction This document is intended to be used by new comers to Uppaal and verification. Students or engineers with little background in formal methods should
More informationDeveloping Uppaal over 15 Years
Developing Uppaal over 15 Years Gerd Behrmann 1, Alexandre David 2, Kim Guldstrand Larsen 2, Paul Pettersson 3, and Wang Yi 4 1 NORDUnet A/S, Copenhagen, Denmark 2 Department of Computer Science, Aalborg
More informationReinhard v. Hanxleden 1, Michael Mendler 2, J. Aguado 2, Björn Duderstadt 1, Insa Fuhrmann 1, Christian Motika 1, Stephen Mercer 3 and Owen Brian 3
Sequentially Constructive Concurrency * A conservative extension of the Synchronous Model of Computation Reinhard v. Hanxleden, Michael Mendler 2, J. Aguado 2, Björn Duderstadt, Insa Fuhrmann, Christian
More informationApplications of Program analysis in Model-Based Design
Applications of Program analysis in Model-Based Design Prahlad Sampath (Prahlad.Sampath@mathworks.com) 2018 by The MathWorks, Inc., MATLAB, Simulink, Stateflow, are registered trademarks of The MathWorks,
More informationReal-time Testing with Timed Automata Testers and Coverage Criteria
Real-time Testing with Timed Automata Testers and Coverage Criteria Moez Krichen and Stavros Tripakis VERIMAG Centre Equation, 2, avenue de Vignate, 38610 Gières, France. www-verimag.imag.fr. Abstract.
More informationPRISM An overview. automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation,
PRISM An overview PRISM is a probabilistic model checker automatic verification of systems with stochastic behaviour e.g. due to unreliability, uncertainty, randomisation, Construction/analysis of probabilistic
More informationModel checking Timber program. Paweł Pietrzak
Model checking Timber program Paweł Pietrzak 1 Outline Background on model checking (spam?) The SPIN model checker An exercise in SPIN - model checking Timber Deriving finite models from Timber programs
More informationModel-Checking and Simulation for Stochastic Timed Systems
Model-Checking and Simulation for Stochastic Timed Systems QUASIMODO FMCO 2010, Graz Universität des Saarlandes Outline 1. Stochastic Timed Automata STA Submodels Modest 2. Model-Checking mcpta PTA Case
More informationPriced Timed Automata and Timed Games. Kim G. Larsen Aalborg University, DENMARK
Priced Timed Automata and Timed Games Kim G. Larsen Aalborg University, DENMARK Scheduling Priced Timed Automata and Synthesis Timed Games Kim G. Larsen Aalborg University, DENMARK Overview Timed Automata
More informationApplied Formal Methods - From CSP to Executable Hybrid Specifications
Applied Formal Methods - From CSP to Executable Hybrid Specifications Jan Peleska Technologie-Zentrum Informatik TZI, Universität Bremen and Verified Systems International GmbH, jp@verified.de Overview
More informationReasoning about Timed Systems Using Boolean Methods
Reasoning about Timed Systems Using Boolean Methods Sanjit A. Seshia EECS, UC Berkeley Joint work with Randal E. Bryant (CMU) Kenneth S. Stevens (Intel, now U. Utah) Timed System A system whose correctness
More informationSelf Stabilization. CS553 Distributed Algorithms Prof. Ajay Kshemkalyani. by Islam Ismailov & Mohamed M. Ali
Self Stabilization CS553 Distributed Algorithms Prof. Ajay Kshemkalyani by Islam Ismailov & Mohamed M. Ali Introduction There is a possibility for a distributed system to go into an illegitimate state,
More informationCarLink Guide for Android Users
CarLink Guide for Android Users CarLink Guide for Android Users New Account Creation After having CarLink installed, follow the steps below to begin using your system. 1. Download the CarLink application
More informationRE for Embedded Systems - Part 1
REQUIREMENTS ENGINEERING LECTURE 2017/2018 Dr. Jörg Dörr RE for Embedded Systems - Part 1 Fraunhofer IESE Lecture Outline Embedded systems and their characteristics Requirements specifications (for embedded
More informationLecture 2. Decidability and Verification
Lecture 2. Decidability and Verification model temporal property Model Checker yes error-trace Advantages Automated formal verification, Effective debugging tool Moderate industrial success In-house groups:
More informationSoftware verification for ubiquitous computing
Software verification for ubiquitous computing Marta Kwiatkowska Computing Laboratory, University of Oxford QA 09, Grenoble, June 2009 Software everywhere Electronic devices, ever smaller Laptops, phones,
More informationCSE 421 Applications of DFS(?) Topological sort
CSE 421 Applications of DFS(?) Topological sort Yin Tat Lee 1 Precedence Constraints In a directed graph, an edge (i, j) means task i must occur before task j. Applications Course prerequisite: course
More informationTechnical Report
Technical Report 2014-619 Title: Synthesis of a Reconfiguration Service for Mixed-Criticality Multi-Core Systems Authors: Md Tawhid Bin Waez, Andrzej Wasowski, Juergen Dingel, Karen Rudie School of Computing
More informationERC 21X Modbus parameter
Programming Guide ERC 21X Modbus parameter Copyright Danfoss Produced by ZA 2015.02 Programming guide ERC21X Modbus parameter DKRCC.EZ.RL0.A1.02 / 520H9702 1 ERC 211-1 relay Software version: 4.13 Configuration
More informationGoals! CSE 417: Algorithms and Computational Complexity!
Goals! CSE : Algorithms and Computational Complexity! Graphs: defns, examples, utility, terminology! Representation: input, internal! Traversal: Breadth- & Depth-first search! Three Algorithms:!!Connected
More informationHow to test the LED Driver using the 3341G Series LED DC Electronic Load Simulator
How to test the LED Driver using the 3341G Series LED DC Electronic Load Simulator 33401G module + 3302F frame LED Driver 3341G series module + 3300F frame To comply with the global trend of energy saving
More informationThe Timed Asynchronous Distributed System Model By Flaviu Cristian and Christof Fetzer
The Timed Asynchronous Distributed System Model By Flaviu Cristian and Christof Fetzer - proposes a formal definition for the timed asynchronous distributed system model - presents measurements of process
More informationEfficient Mutation Killers in Action
Efficient Mutation Killers in Action Bernhard K. Aichernig, Harald Brandl, Elisabeth Jöbstl Institute for Software Technology Graz University of Technology Graz, Austria {aichernig, brandl, joebstl}@ist.tugraz.at
More informationAutomated Test Generation using Model-Checking: An Industrial Evaluation
Automated Test Generation using Model-Checking: An Industrial Evaluation Eduard P. Enoiu 1, Adnan Čaušević 1, Thomas J. Ostrand 3, Elaine J. Weyuker 1, Daniel Sundmark 12, and Paul Pettersson 1 1 Mälardalen
More informationTTCN-3 in the Internet of Things(IoT), Testing in lossy environments
TTCN-3 in the Internet of Things(IoT), Testing in lossy environments Anthony Baire, César Viho June 2011 TTCN-3 User Conference 1 Summary 1. Context 2. IEEE 802.15.4 & 6LowPAN constraints 3. Addressing
More informationDr. Ing. Cornelia Zahlten. Prof. Dr. Jan Peleska. Concepts and Implementation. Hard Real-Time Test Tools
Hard Real-Time Test Tools Concepts and Implementation Prof. Dr. Jan Peleska Centre for Computing Technologies, University of Bremen, Germany Dr. Ing. Cornelia Zahlten Verified Systems International GmbH,
More informationA Practical Application of UPPAAL and DTRON for Runtime Verification
2015 IEEE/ACM 2nd International Workshop on Software Engineering Research and Industrial Practice A Practical Application of UPPAAL and DTRON for Runtime Verification Dragos Truscan, Tanwir Ahmad, Faezeh
More informationIn this presentation,...
Hard Real-Time Test Tools Concepts and Implementation Prof. Dr. Jan Peleska Centre for Computing Technologies, University of Bremen, Germany Dr. Ing. Cornelia Zahlten Verified Systems International GmbH,
More informationOn the construction of convergent transfer subgraphs in general labeled directed graphs
On the construction of convergent transfer subgraphs in general labeled directed graphs 38th CGTC 7 March 2007 Christopher League * Mohammed Ghriga First, I ll explain what we mean by Convergent Transfer
More informationNew developments about PL and SIL. Present harmonised versions, background and changes.
Safety evevt 2017 Functional safety New developments about PL and SIL. Present harmonised versions, background and changes. siemens.com ISO/ TC 199 and IEC/ TC 44 joint working group 1 - Merging project
More informationSmart Home Controller 2.3 Release Notes Contents
Smart Home Controller 2.3 Release Notes Contents Smart Home Controller 2.3 Release Notes... 1 Eaton-SHC-7.5-2.3.x... 3 System Update Notes and Recommendations... 3 Features and Enhancements... 3 New Heating
More informationStatistical Model Checking in UPPAAL
Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS
More informationAutomatic synthesis of switching controllers for linear hybrid systems: Reachability control
Automatic synthesis of switching controllers for linear hybrid systems: Reachability control Massimo Benerecetti and Marco Faella Università di Napoli Federico II, Italy Abstract. We consider the problem
More informationCommunicating Wall Control Owner s Manual TSTAT0101SC
C O M M U N I C A T I N G S Y S T E M Communicating Wall Control Owner s Manual TSTAT0101SC U.S. Patent No. 7,243,004 U.S. Patent No. 7,775,452 616 02 1018 00 02/28/14 Table of Contents Introduction...
More informationA quick look at the operations of the Matrix Programmable Controller by
A quick look at the operations of the Matrix Programmable Controller by Manual Control & Programmable Features Presets Channels Relays Events Room Assignments Controller Locks Astronomical Clock Photocell
More informationStatistical Model Checking in UPPAAL
Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Marius Mikucionis Axel Legay, Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS
More informationA Tutorial on Uppaal
A Tutorial on Uppaal Updated 25th October 2005 Gerd Behrmann, Alexandre David, and Kim G. Larsen Department of Computer Science, Aalborg University, Denmark {behrmann,adavid,kgl}@cs.auc.dk. Abstract. This
More informationEngineering High- Assurance Software for Distributed Adaptive Real- Time Systems
Engineering High- Assurance Software for Distributed Adaptive Real- Time Systems Sagar Chaki, Dionisio de Niz, Mark Klein Software Solutions Conference 2015 November 16 18, 2015 Copyright 2015 Carnegie
More informationApproximation Techniques for Utilitarian Mechanism Design
Approximation Techniques for Utilitarian Mechanism Design Department of Computer Science RWTH Aachen Germany joint work with Patrick Briest and Piotr Krysta 05/16/2006 1 Introduction to Utilitarian Mechanism
More informationA Toolchain for Home Automation Controller Development
A Toolchain for Home Automation Controller Development Peter H. Dalsgaard, Thibaut Le Guilly, Daniel Middelhede, Petur Olsen, Thomas Pedersen, Anders P. Ravn, Arne Skou Department of Computer Science Aalborg
More informationCarrier ComfortChoice Touch ZigBee Certified Thermostat Technical Specifications
Carrier ComfortChoice Touch ZigBee Certified Thermostat Technical Specifications Physical & Operational Characteristics Height 4.75 Width 5.5 Thickness (Stacked) 1.3 Thickness (User Interface, Un-stacked)
More informationGRUNDFOS INSTRUCTIONS. Control MPC. Installation and operating instructions
GRUNDFOS INSTRUCTIONS Control MPC Installation and operating instructions English (GB) English (GB) Installation and operating instructions Original installation and operating instructions CONTENTS Page
More informationTiming Analysis of Distributed End-to-End Task Graphs with Model-Checking
Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking Zonghua Gu Department of Computer Science, Hong Kong University of Science and Technology Abstract. Real-time embedded systems
More informationSolutions. BAPC Preliminaries September 24, Delft University of Technology. Solutions BAPC Preliminaries 2016 September 24, / 18
Solutions BAPC Preliminaries 216 Delft University of Technology September 24, 216 Solutions BAPC Preliminaries 216 September 24, 216 1 / 18 A: Block Game Given stacks of height a b, determine: can you
More informationOverview. Leader Election Protocol. Dynamic Voltage Scaling. Optimal Reconfiguration of FPGA. Memory Interface. UCb
APPLICATIONS UC b Overview Leader Election Protocol Dynamic Voltage Scaling Optimal Reconfiguration of FPGA Memory Interface Leader Election Protocol UC b Leader Election 2 1 0 3 Protocol by Leslie Lamport
More informationA quick look at the basic functions of the Hercules Programmable Controller by
A quick look at the basic functions of the Hercules Programmable Controller by Basic Manual Operations Recall a Preset Switch a Relay Sweep All Relays Basic Programmable Features Time Events Photocell
More informationIJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 2, April-May, 2013 ISSN:
Fast Data Collection with Reduced Interference and Increased Life Time in Wireless Sensor Networks Jayachandran.J 1 and Ramalakshmi.R 2 1 M.Tech Network Engineering, Kalasalingam University, Krishnan koil.
More informationDryer. M720 Programming and Operation Manual. July 15, 2015 Revision 1.51
Dryer M720 Programming and Operation Manual July 15, 2015 Revision 1.51 Contents 1 Important Safety Information 1 1.1 FOR YOUR SAFETY - CAUTION!............................. 1 2 Control Overview 2 2.1
More informationDistributed Systems. Before We Begin. Advantages. What is a Distributed System? CSE 120: Principles of Operating Systems. Lecture 13.
CSE 120: Principles of Operating Systems Lecture 13 Distributed Systems December 2, 2003 Before We Begin Read Chapters 15, 17 (on Distributed Systems topics) Prof. Joe Pasquale Department of Computer Science
More informationplant OUTLINE The Same Goal: Reliable Controllers Who is Who in Real Time Systems
OUTLINE Introduction Lecture 1: Motivation, examples, problems to solve Modeling and Verication of Timed Systems Lecture 2: Timed automata, and timed automata in UAAL Lecture 3: Symbolic verification:
More informationREFRIGERATION AND AIR CONDITIONING. On Site Guide AK2-SC 255
REFRIGERATION AND AIR CONDITIONING On Site Guide AK2-SC 255 How to Use This Guide Read this Guide completely as you install and start up your new AK2-SC 255 controller. The guide will give you thorough
More informationMODEL-BASED DESIGN OF CODE FOR PLC CONTROLLERS
Krzysztof Sacha Warsaw University of Technology, Nowowiejska 15/19, 00-665 Warszawa, Poland k.sacha@ia.pw.edu.pl Keywords: Abstract: Automatic program generation, Model verification, Finite state machine,
More informationModel-Based Testing. with TorXakis. TestNet WerkGroep Model-Based testing. Jan Tretmans Piërre van de Laar. model. TorXakis.
Model-Based Testing with TorXakis model TestNet WerkGroep Model-Based testing Jan Tretmans Piërre van de Laar TNO Embedded Systems Innovation TorXakis pass fail system under test Model-Based Testing 2
More informationProceedings of the Automated Verification of Critical Systems (AVoCS 2013)
Electronic Communications of the EASST Volume 66 (2013) Proceedings of the Automated Verification of Critical Systems (AVoCS 2013) Fully Symbolic TCTL Model Checking for Incomplete Timed Systems 1 Georges
More informationALPR to Milestone Integration. User Ma
C2P ALPR ALPR to Milestone Integration User Ma Page 1 Contents Overview... 3 Introduction... 3 Critical features include:... 4 Installation... 5 Figure 1... 5 Pre-install requirements... 6 Installation
More informationAutomated Refinement Checking of Asynchronous Processes. Rajeev Alur. University of Pennsylvania
Automated Refinement Checking of Asynchronous Processes Rajeev Alur University of Pennsylvania www.cis.upenn.edu/~alur/ Intel Formal Verification Seminar, July 2001 Problem Refinement Checking Given two
More informationCauses of Software Failures
Causes of Software Failures Hardware Faults Permanent faults, e.g., wear-and-tear component Transient faults, e.g., bit flips due to radiation Software Faults (Bugs) (40% failures) Nondeterministic bugs,
More informationTesting Operating Systems with RT-Tester
Testing Operating Systems with RT-Tester Jan Peleska, Oliver Meyer, Johannes Kanefendt and Florian Lapschies jp@verified.de University of Bremen and Verified Systems International GmbH, Bremen, Germany
More informationPart I: Preliminaries 24
Contents Preface......................................... 15 Acknowledgements................................... 22 Part I: Preliminaries 24 1. Basics of Software Testing 25 1.1. Humans, errors, and testing.............................
More informationopaal: A Lattice Model Checker
opaal: A Lattice Model Checker Andreas Engelbredt Dalsgaard, René Rydhof Hansen, Kenneth Yrke Jørgensen, Kim Gulstrand Larsen, Mads Chr. Olesen, Petur Olsen, and Jiří Srba Department of Computer Science,
More informationMODEL CHECKING FOR PLANNING RESOURCE-SHARING PRODUCTION
MODEL CHECKING FOR PLANNING RESOURCE-SHARING PRODUCTION Jüri Vain, Tauno Otto, Alar Kuusik Tallinn University of Technology, vain@ioc.ee, tauno.otto@ttu.ee, kalar@va.ttu.ee Effectiveness of operation of
More informationGreat Theoretical Ideas in Computer Science
15-251 Great Theoretical Ideas in Computer Science Lecture 20: Randomized Algorithms November 5th, 2015 So far Formalization of computation/algorithm Computability / Uncomputability Computational complexity
More informationSystem User Manual. AKC 55 Rack Controller
System User Manual AKC 55 Rack Controller This User s Manual contains installation, start-up, and operating instructions for all parts of the Danfoss AKCESS System. Use the Table of Contents to find the
More informationDistributed Computing over Communication Networks: Leader Election
Distributed Computing over Communication Networks: Leader Election Motivation Reasons for electing a leader? Reasons for not electing a leader? Motivation Reasons for electing a leader? Once elected, coordination
More informationEfficient Synthesis of Production Schedules by Optimization of Timed Automata
Efficient Synthesis of Production Schedules by Optimization of Timed Automata Inga Krause Institute of Automatic Control Engineering Technische Universität München inga.krause@mytum.de Joint Advanced Student
More informationFine-grained Compatibility and Replaceability Analysis of Timed Web Service Protocols
Fine-grained Compatibility and Replaceability Analysis of Timed Web Service Protocols Julien Ponge 1,2, Boualem Benatallah 2, Fabio Casati 3 and Farouk Toumani 1 (1) Université Blaise Pascal, Clermont-Ferrand,
More information