Student number: Name: Student number: Name: Date: Passed(signature):
|
|
- Cynthia Hawkins
- 5 years ago
- Views:
Transcription
1 Student number: Name: Student number: Name: Date: Passed(signature): SGN-1650 Signaalinkäsittelyn työkurssi SGN-1656 Signal processing laboratory Filter Structures Background and Goals DSPtoolboxforMATLABiscreatedbyAss. Prof.OscarGustafssonandhisteam,Electronic Systems, Linköping University, Sweden to simulate signal flow graphs. The Goals aretousedsptoolboxtosimulateandcomparetheperformanceofsignalflowgraphsand investigate scaling and overflow problems using finite word-lengths. Prerequisites The student should have some background in digital linear filters and working experience with MATLAB. 1 Preparations 1.ReadChapters1and5inLecturenotesofcoursesSGN-2010orSGN Read Introduction to the DSP toolbox below. 3.NB:YouneedtogetanaccountinLintula slinuxcomputersforthework.thedsp toolbox is only available in Lintula environment. Return your report to Raija Lehto room TE421 or raija.lehto@tut.fi(pdf-document or postscript-file). The report must contain(at least) the following items: Answers the questions given in the work. Return all the plots and graphs with titles. Return your Matlab codes. Youcaneitheranswerthequestionsbyusingthisformorcopytheformassuchinyour own word-processor. The report returned should look like this form regarding tasks, task numbers etc... see section Tasks. 1
2 2 Introduction to the DSP toolbox The DSP toolbox consists of MATLAB functions and provides a way to manipulate and simulate signal flow graphs, and to evaluate properties of signal flow graphs. 2.1 Howtocreateasignalflowgraph(SGF) The signal flow graph is constructed by adding operations connected to nodes, as in e.g. analog circuit simulator SPICE. Although, in MATLAB, the SFG is presented as an array. TherearefunctionstomanipulatetheSFG,sothereisnoneedtohavedeepknowledgeof theformat.aninitialsfgisobtainedbyusinganemptymatrix: sfg=[] To add an operation, the function addoperand can be used as follows: sfg = addoperand(sfg, operandname, id-number, innodes, outnodes, operanddata, operandtype) whereparametersareasfollows: sfgisthesfgtoaddtheoperandto, operandnameis the name of an operand(see Appendix for available operands), id-number is an identifyingnumberfortheoperation, innodesisoneormorenodestoconnecttotheinput(s), outnodes similarly for the output(s), operanddata is an optional data for certain operations(e.g. the coefficient for a multiplier etc...), and operandtype is used for certain operands which may have several different types(e.g. different types of quantization). More on possible operanddata and operandtype is available in the Appendix. ToseehowwecancreateanSFG,letususethesimplefilterbelow,wherewehavenumberedthenodes1to4. Eachoperandalsohasanidentifyingnumber. Note:sinceonly operands of the same type must have different identifying numbers all operands are using 1 as the identifying number. To create the corresponding SFG we can use the following in 1 3 out Z -1 4 MATLAB code: sfg = []; sfg = addoperand(sfg, in, 1, 1); sfg = addoperand(sfg, add, 1, [1 2], 3); sfg = addoperand(sfg, delay, 1, 3, 4); sfg = addoperand(sfg, mult, 1, 4, 2, 0.5); sfg = addoperand(sfg, out, 1, 3); ToobtaintheSFGinreadableformwecanusethecommand printsfgas 2
3 printsfg(sfg) which will give the output 1. in id: 1 out: 1 2. add id: 1 in: 1, 2 out: 3 3. delay id: 1 in: 3 out: 4 4. mult id: 1 in: 4 out: 2 coeff: out id: 1 in: 3 AlwaysmakesurethatthecreatedSFGisvalid,i.e.,thatnonodeshavemultipledrivers and no dangling(unconnected) nodes are included, by using the function errorlist = checknodes(sfg) ForacorrectSFGtheresult,errorlist,isempty,otherwiseadescriptionoftheerror(s)is printed at the prompt. 2.2 Simulation For the simulation, the function simulate is available for this purpose. The basic form of simulateisas output = simulate(sfg, inputvalues) where inputvalues is the sequence of samples to be used as input. Two commonly used input data are an impulse and random data(uniformly distributed ontheinterval[-1,1])whichcanbeobtainedas impulse = [1, zeros(1,n-1)]; random = 2*rand(1,N)-1; More complex way to use simulate is as: [outputs, outputids, registers, registerids, nodes,nodeids] = simulate(sfg, inputvalues, inputids, initialregister, registerids, wordlength) where it has support for multiple inputs and outputs, initializing registers, and tracking values in registers and nodes. General description of input parameters: If the wordlength input value is specified, the simulator will use finite wordlengths for the nodes. The wordlength input can be either [WiWf],whereWidenotesthenumberofintegerbitsandWffractionalbits,orWf,where itisassumedthatwiis1.notethat initialregisterand registeridscanbesetto anemptyvector[]iftheyarenotneeded,butyouwanttosetthewordlength. 3
4 General description of output parameters: For multiple outputs, the outputs variable containsa2darray,whereeachrowcontainstheoutputvaluesoftheoutputwithidentifying number given at the same row of outputids. Similarly, registers-registerids and nodes-nodeids have the same structure. To obtain the values of a certain output/register/node the function getnodevalues can be used as values = getnodevalues(outputs, outputids, outputidentifier) values = getnodevalues(registers, registerids, registeridentifier) values = getnodevalues(nodes, nodeids, nodenumber) Inthisworkweuseonlyasingleinputandoutput. The functions impulseresponse and stepresponse are available for computing the impulse response and step response, respectively. They are used as output = impulseresponse(sfg, numberofsamples) where numberofsamples is the number of samples of the impulse response to be computed. 2.3 SFGmodifications For scaling and other modification purposes it is possible to insert a single input-single output operation at a node. This is done with insertoperand as sfg = insertoperand(sfg, operandname, idnumber, node, operanddata, operandtype) ToinsertamultiplierattheinputofourpreviousSFGwewouldtype sfg = insertoperand(sfg, mult, 2, 1) Notethat insertoperandaddsanewnodetothesfgfortheinputofthenewoperand. IfyouneedtochangetheSFG,youcanusethefunctions removeoperand(oppositeto addoperand) or changeoperand, which are used as sfg = removeoperand(sfg, operandname, idnumber) sfg = changeoperand(sfg, operandname, idnumber, operanddata, operandtype) 2.4 The precedence form To see the precedence relations between operands there are two functions available, printprecedence and plotprecedence. They return an SFG sorted in precedence order. 4
5 Applying the printprecedence to our SFG example gives the following output: 1.1 in id: 1 out: mult id: 1 in: 4 out: 2 coeff: add id: 1 in: 1, 2 out: out id: 1 in: delay id: 1 in: 3 out: 4 3 Tasks This work uses the DSP toolbox commands and additionally some MATLAB s own commands e.g. freqz, etc... Write all commands in a textfile using MATLAB s own editor using format filename.m andrunthatfile. 1.StartMATLABandaddthepathtotheDSPtoolboxinMATLAB.Thiscanbedone using addpath /share/sgncourses/sgn-1650/dsptoolbox Tosavethepathforlaterlaborationsyoucanuse savepath 2. Simulate and plot the impulse response of the example in Chapter 2 Introduction to the DSP toolbox above. Also plot the frequency response. Attach it in your report. 3.Givetheexactvalueofallsamplesintheimpulseresponsethatarelargerthan Whatisasignalflowgraph? 5.Whatisaprecedencegraph? 5
6 3.1 Simulations Inthistaskwesimulateandscaleadirect-formIIIIRfilters A direct-form IIR filter 1.Considerthefollowingthird-orderdirectformIIIIRfilter,whereb 1 = , b 2 = , b 3 = , a 0 = , a 1 = ,a 2 = anda 3 = in a 0 out Z -1 a 1 b 1 b 2 Z -1 a 2 b 3 Z -1 a 3 2.Numberthenodesandoperationsandcreatethesignalflowgraph.Attachittoyour report. a) Print and plot the precedence graph. b) Simulate the filter using an impulse. Plot the impulse response. c) What kind of filter is this(lowpass, highpass etc...)? 3. How large is the stopband attenuation? 4. Plot the discrete values of all interesting nodes. 5. Identify nodes that are possibly badly scaled under the worst-case(safe) scaling criteria,i.e.,criticalnodeswherethesumoftheabsolutevaluesofthenodesaregreater than one. 6
7 6. Scale all the critical nodes using the worst-case scaling coefficients. Indicate where you introduce scaling. 7.Simulatethefilteragain. Arethenodescorrectlyscaled? Whatisthesumofthe absolute values of the nodes in the critical nodes? 8.a)Simulatetheoriginalandscaledfiltersusingthesamerandomdataforboth.Use first 1 integer bit and 8 fractional bits and compare the discrete outputs by plotting them in the same figure with different markers. Comments? b)simulatetheoriginalandscaledfiltersusingthesamerandomdataforboth.use 1 integer and 15 fractional bits. Compare the discrete outputs by plotting them in the same figure with different markers. Comments? c) Compare also quantized simulations with each other. Comments? 9. How does scaling affect the magnitude response? A direct-form IIR filter as a cascade of a first-order block and a second-order block 1.CascadetheIIRfilterintheprevioustaskasafirst-orderblockandasecond-order block. 2. Give the coefficients of the first order section. 7
8 3. Give the coefficients of the second-order section. 4. Draw the cascaded structure. Nowdoasforthestructureinsection Number the nodes and operations and create the signal flow graph. a) Print and plot the precedence graph. b) Simulate the filter using an impulse. c) Plot the impulse response. Check signs on your filter poles. 6. How large is the stopband attenuation? 7. Plot the discrete values of all interesting nodes. 8. Identify nodes that are possibly badly scaled under the worst-case scaling criteria, i.e.,criticalnodeswherethesumoftheabsolutevaluesofthenodesaregreaterthan one. 8
9 9. Scale all critical nodes using worst-case scaling coefficients. Indicate where you introduce scaling. 10.Simulatethefilteragain.Arethenodescorrectlyscaled?Whatisthesumofabsolute node values in the critical nodes? 11.Simulatetheoriginalandscaledfiltersusingthesamerandomdataforboth.Use1 integer bit and 15 fractional bits. Compare the discrete outputs by plotting them in the same figure with different markers. Comments? 12. How does scaling affect the magnitude response? Comparisons Now we compare the structures in and Whatisthepassbandedgeforthebothstructures,doesitdiffer? 2. How large is the stopband attenuation? Does it differ? 3.Comparewithallthepointsabove.Doesthestructuresdifferinanyways?Ifitdoes, explain why? 9
10 A DSP TOOLBOX Functions The following operations are available and can be used as an input to addoperand: in InputofSFG,oneoutputnode. out Output of SFG, one input node. add Addition of two inputs. sub Subtraction of the second input from the first input. mult Multiplication with coefficient operanddata. delay Register delaying the signal one sample. quant Quantization to operanddata fractional bits. Uses operandtype: truncation, rounding, or magnitudetruncation. overflow Overflow detection. Uses operandtype: twosc or saturation. invert Multiplication by 1. 10
LABORATION 1 TSTE87 ASIC for DSP
Name:... Personal ID:... Date:... Passed (signature):... LABORAION 1 SE87 ASIC for DSP 2008 Oscar Gustafsson, Kenny Johansson Goals o get an overview of the DSP toolbox for MALAB. Use the DSP toolbox to
More informationD. Richard Brown III Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department
D. Richard Brown III Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department drb@ece.wpi.edu Lecture 2 Some Challenges of Real-Time DSP Analog to digital conversion Are
More informationImplementing Biquad IIR filters with the ASN Filter Designer and the ARM CMSIS DSP software framework
Implementing Biquad IIR filters with the ASN Filter Designer and the ARM CMSIS DSP software framework Application note (ASN-AN05) November 07 (Rev 4) SYNOPSIS Infinite impulse response (IIR) filters are
More informationFloating Point Representation in Computers
Floating Point Representation in Computers Floating Point Numbers - What are they? Floating Point Representation Floating Point Operations Where Things can go wrong What are Floating Point Numbers? Any
More informationRepresentation of Numbers and Arithmetic in Signal Processors
Representation of Numbers and Arithmetic in Signal Processors 1. General facts Without having any information regarding the used consensus for representing binary numbers in a computer, no exact value
More informationLecture 10 Video Coding Cascade Transforms H264, Wavelets
Lecture 10 Video Coding Cascade Transforms H264, Wavelets H.264 features different block sizes, including a so-called macro block, which can be seen in following picture: (Aus: Al Bovik, Ed., "The Essential
More informationECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017
ECE4703 B Term 2017 -- Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 The goals of this laboratory assignment are: to familiarize
More informationFloating-point to Fixed-point Conversion. Digital Signal Processing Programs (Short Version for FPGA DSP)
Floating-point to Fixed-point Conversion for Efficient i Implementation ti of Digital Signal Processing Programs (Short Version for FPGA DSP) Version 2003. 7. 18 School of Electrical Engineering Seoul
More informationComputer Arithmetic. L. Liu Department of Computer Science, ETH Zürich Fall semester, Reconfigurable Computing Systems ( L) Fall 2012
Reconfigurable Computing Systems (252-2210-00L) all 2012 Computer Arithmetic L. Liu Department of Computer Science, ETH Zürich all semester, 2012 Source: ixed-point arithmetic slides come from Prof. Jarmo
More information4.1 QUANTIZATION NOISE
DIGITAL SIGNAL PROCESSING UNIT IV FINITE WORD LENGTH EFFECTS Contents : 4.1 Quantization Noise 4.2 Fixed Point and Floating Point Number Representation 4.3 Truncation and Rounding 4.4 Quantization Noise
More informationLecture 12 Video Coding Cascade Transforms H264, Wavelets
Lecture 12 Video Coding Cascade Transforms H264, Wavelets H.264 features different block sizes, including a so-called macro block, which can be seen in following picture: (Aus: Al Bovik, Ed., "The Essential
More informationFatima Michael College of Engineering & Technology
DEPARTMENT OF ECE V SEMESTER ECE QUESTION BANK EC6502 PRINCIPLES OF DIGITAL SIGNAL PROCESSING UNIT I DISCRETE FOURIER TRANSFORM PART A 1. Obtain the circular convolution of the following sequences x(n)
More informationCreates a 1 X 1 matrix (scalar) with a value of 1 in the column 1, row 1 position and prints the matrix aaa in the command window.
EE 350L: Signals and Transforms Lab Spring 2007 Lab #1 - Introduction to MATLAB Lab Handout Matlab Software: Matlab will be the analytical tool used in the signals lab. The laboratory has network licenses
More informationD. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department
D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department drb@ece.wpi.edu 3-November-2008 Analog To Digital Conversion analog signal ADC digital
More informationCHAPTER 1 Numerical Representation
CHAPTER 1 Numerical Representation To process a signal digitally, it must be represented in a digital format. This point may seem obvious, but it turns out that there are a number of different ways to
More informationLecture Objectives. Structured Programming & an Introduction to Error. Review the basic good habits of programming
Structured Programming & an Introduction to Error Lecture Objectives Review the basic good habits of programming To understand basic concepts of error and error estimation as it applies to Numerical Methods
More informationNumber System. Introduction. Decimal Numbers
Number System Introduction Number systems provide the basis for all operations in information processing systems. In a number system the information is divided into a group of symbols; for example, 26
More informationNumber Systems (2.1.1)
Number Systems (2.1.1) Concept of a register. Operations of register, Complementation, Ranges, Left and right shifts, Addition of two binary number, Numerical overflow, 2 s complement representation, Binary
More informationTransition from Simulink to MATLAB in Real-Time Digital Signal Processing Education*
Int. J. Engng Ed. Vol. 21, No. 4, pp. 587±595, 2005 0949-149X/91 $3.00+0.00 Printed in Great Britain. # 2005 TEMPUS Publications. Transition from Simulink to MATLAB in Real-Time Digital Signal Processing
More informationExperiment 3. Getting Start with Simulink
Experiment 3 Getting Start with Simulink Objectives : By the end of this experiment, the student should be able to: 1. Build and simulate simple system model using Simulink 2. Use Simulink test and measurement
More informationREAL-TIME DIGITAL SIGNAL PROCESSING
REAL-TIME DIGITAL SIGNAL PROCESSING FUNDAMENTALS, IMPLEMENTATIONS AND APPLICATIONS Third Edition Sen M. Kuo Northern Illinois University, USA Bob H. Lee Ittiam Systems, Inc., USA Wenshun Tian Sonus Networks,
More informationxcore-200 DSP Library
xcore-200 DSP Library This API reference manual describes the XMOS fixed-point digital signal processing software library. The library implements of a suite of common signal processing functions for use
More informationWordlength Optimization
EE216B: VLSI Signal Processing Wordlength Optimization Prof. Dejan Marković ee216b@gmail.com Number Systems: Algebraic Algebraic Number e.g. a = + b [1] High level abstraction Infinite precision Often
More informationIn this article, we present and analyze
[exploratory DSP] Manuel Richey and Hossein Saiedian Compressed Two s Complement Data s Provide Greater Dynamic Range and Improved Noise Performance In this article, we present and analyze a new family
More informationAnalytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations
2326 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL 59, NO 10, OCTOBER 2012 Analytical Approach for Numerical Accuracy Estimation of Fixed-Point Systems Based on Smooth Operations Romuald
More informationWHILE most digital signal processing algorithms are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 45, NO. 11, NOVEMBER 1998 1455 Fixed-Point Optimization Utility for C and C Based Digital Signal Processing Programs
More informationLecture 2: Number Systems
Lecture 2: Number Systems Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Prof. Russell Tessier of University of Massachusetts Aby George of Wayne State University Contents
More informationSIGNALS AND SYSTEMS I Computer Assignment 2
SIGNALS AND SYSTES I Computer Assignment 2 Lumped linear time invariant discrete and digital systems are often implemented using linear constant coefficient difference equations. In ATLAB, difference equations
More informationExercises in DSP Design 2016 & Exam from Exam from
Exercises in SP esign 2016 & Exam from 2005-12-12 Exam from 2004-12-13 ept. of Electrical and Information Technology Some helpful equations Retiming: Folding: ω r (e) = ω(e)+r(v) r(u) F (U V) = Nw(e) P
More informationDigital Systems and Binary Numbers
Digital Systems and Binary Numbers Mano & Ciletti Chapter 1 By Suleyman TOSUN Ankara University Outline Digital Systems Binary Numbers Number-Base Conversions Octal and Hexadecimal Numbers Complements
More information1. NUMBER SYSTEMS USED IN COMPUTING: THE BINARY NUMBER SYSTEM
1. NUMBER SYSTEMS USED IN COMPUTING: THE BINARY NUMBER SYSTEM 1.1 Introduction Given that digital logic and memory devices are based on two electrical states (on and off), it is natural to use a number
More informationModeling and implementation of dsp fpga solutions
See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/228877179 Modeling and implementation of dsp fpga solutions Article CITATIONS 9 READS 57 4
More informationImplementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter
Implementation of a Low Power Decimation Filter Using /3-Band IIR Filter Khalid H. Abed Department of Electrical Engineering Wright State University Dayton Ohio, 45435 Abstract-This paper presents a unique
More informationOperations On Data CHAPTER 4. (Solutions to Odd-Numbered Problems) Review Questions
CHAPTER 4 Operations On Data (Solutions to Odd-Numbered Problems) Review Questions 1. Arithmetic operations interpret bit patterns as numbers. Logical operations interpret each bit as a logical values
More informationIntroduction to Field Programmable Gate Arrays
Introduction to Field Programmable Gate Arrays Lecture 2/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May 9 June 2007 Javier Serrano, CERN AB-CO-HT Outline Digital Signal
More informationChapter 10 Binary Arithmetics
27..27 Chapter Binary Arithmetics Dr.-Ing. Stefan Werner Table of content Chapter : Switching Algebra Chapter 2: Logical Levels, Timing & Delays Chapter 3: Karnaugh-Veitch-Maps Chapter 4: Combinational
More informationClass 5. Data Representation and Introduction to Visualization
Class 5. Data Representation and Introduction to Visualization Visualization Visualization is useful for: 1. Data entry (initial conditions). 2. Code debugging and performance analysis. 3. Interpretation
More informationFloating-point representation
Lecture 3-4: Floating-point representation and arithmetic Floating-point representation The notion of real numbers in mathematics is convenient for hand computations and formula manipulations. However,
More informationby Pearson Education, Inc. All Rights Reserved. 2
1992-2010 by Pearson Education, Inc. All Rights Reserved. 2 1992-2010 by Pearson Education, Inc. All Rights Reserved. 3 1992-2010 by Pearson Education, Inc. All Rights Reserved. 4 1992-2010 by Pearson
More informationDigital Signal Processing Introduction to Finite-Precision Numerical Effects
Digital Signal Processing Introduction to Finite-Precision Numerical Effects D. Richard Brown III D. Richard Brown III 1 / 9 Floating-Point vs. Fixed-Point DSP chips are generally divided into fixed-point
More informationAdvanced Computer Architecture-CS501
Advanced Computer Architecture Lecture No. 34 Reading Material Vincent P. Heuring & Harry F. Jordan Chapter 6 Computer Systems Design and Architecture 6.1, 6.2 Summary Introduction to ALSU Radix Conversion
More informationAdvanced Design System 1.5. Digital Filter Designer
Advanced Design System 1.5 Digital Filter Designer December 2000 Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind
More informationDesign of Embedded DSP Processors Unit 2: Design basics. 9/11/2017 Unit 2 of TSEA H1 1
Design of Embedded DSP Processors Unit 2: Design basics 9/11/2017 Unit 2 of TSEA26-2017 H1 1 ASIP/ASIC design flow We need to have the flow in mind, so that we will know what we are talking about in later
More informationData Representation and Introduction to Visualization
Data Representation and Introduction to Visualization Massimo Ricotti ricotti@astro.umd.edu University of Maryland Data Representation and Introduction to Visualization p.1/18 VISUALIZATION Visualization
More informationDLD VIDYA SAGAR P. potharajuvidyasagar.wordpress.com. Vignana Bharathi Institute of Technology UNIT 3 DLD P VIDYA SAGAR
DLD UNIT III Combinational Circuits (CC), Analysis procedure, Design Procedure, Combinational circuit for different code converters and other problems, Binary Adder- Subtractor, Decimal Adder, Binary Multiplier,
More informationLecture (01) Introduction Number Systems and Conversion (1)
Lecture (01) Introduction Number Systems and Conversion (1) By: Dr. Ahmed ElShafee ١ Digital systems Digital systems are used in communication, business transactions, traffic control, spacecraft guidance,
More informationLogiCORE IP Floating-Point Operator v6.2
LogiCORE IP Floating-Point Operator v6.2 Product Guide Table of Contents SECTION I: SUMMARY IP Facts Chapter 1: Overview Unsupported Features..............................................................
More informationEvaluating MMX Technology Using DSP and Multimedia Applications
Evaluating MMX Technology Using DSP and Multimedia Applications Ravi Bhargava * Lizy K. John * Brian L. Evans Ramesh Radhakrishnan * November 22, 1999 The University of Texas at Austin Department of Electrical
More informationNew Jersey Core Curriculum Content Standards for Mathematics Grade 7 Alignment to Acellus
New Jersey Core Curriculum Content Standards for Mathematics http://www.nj.gov/education/aps/cccs/math/ Standard 4.1.7: Number And Numerical Operations A. Number Sense 1. Extend understanding of the number
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering. Winter/Summer Training
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 3rd year engineering Winter/Summer Training Level 2 continues. 3 rd Year 4 th Year FIG-3 Level 1 (Basic & Mandatory) & Level 1.1 and
More informationLecture (03) Binary Codes Registers and Logic Gates
Lecture (03) Binary Codes Registers and Logic Gates By: Dr. Ahmed ElShafee Binary Codes Digital systems use signals that have two distinct values and circuit elements that have two stable states. binary
More informationInternational Journal of Mechatronics, Electrical and Computer Technology
Digital IIR Filter Design Using Genetic Algorithm and CCGA Method Majid Mobini Ms.c Electrical Engineering, Amirkabir University of Technology, Iran Abstract *Corresponding Author's E-mail: mobini@aut.ac.ir
More informationAND9105/D. Biquad Filters in ON Semiconductor Pre-configured Digital Hybrids APPLICATION NOTE. a 0 = 1. x[n] y[n] a 1. b 1. z 1. a 2.
Biquad Filters in ONSemiconductor Pre-configured Digital Hybrids Introduction Pre-configured products offered by ON Semiconductor offer great flexibility in adjusting input/output characteristics as well
More information4 Operations On Data 4.1. Foundations of Computer Science Cengage Learning
4 Operations On Data 4.1 Foundations of Computer Science Cengage Learning Objectives After studying this chapter, the student should be able to: List the three categories of operations performed on data.
More informationIntroduction to MATLAB
Introduction to MATLAB Introduction MATLAB is an interactive package for numerical analysis, matrix computation, control system design, and linear system analysis and design available on most CAEN platforms
More informationBasic Xilinx Design Capture. Objectives. After completing this module, you will be able to:
Basic Xilinx Design Capture This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List various blocksets available in System
More informationEQUALIZER DESIGN FOR SHAPING THE FREQUENCY CHARACTERISTICS OF DIGITAL VOICE SIGNALS IN IP TELEPHONY. Manpreet Kaur Gakhal
EQUALIZER DESIGN FOR SHAPING THE FREQUENCY CHARACTERISTICS OF DIGITAL VOICE SIGNALS IN IP TELEPHONY By: Manpreet Kaur Gakhal A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE
More informationSection M6: Filter blocks
Section M: Filter blocks These blocks appear at the top of the simulation area Table of blocks Block notation PZ-Placement PZ-Plot FIR Design IIR Design Kaiser Parks-McClellan LMS Freq Samp. Description
More informationReview. Steps to writing (stateless) circuits: Create a logic function (one per output)
MIPS ALU Review Steps to writing (stateless) circuits: Create a truth table Go through all different combinations of inputs For each row, generate each output based on the problem description Create a
More informationAPPENDIX A SOFTWARE INFORMATION
APPENDIX A SOFTWARE INFORMATION The Feedback Thermal Control Experiment and Process Simulator are analog systems so a data acquisition board and Matlab s data acquisition toolbox are used to collect data
More informationMath 1 Variable Manipulation Part 2 Exponents & Roots
Math 1 Variable Manipulation Part 2 Exponents & Roots 1 PRE-ALGEBRA REVIEW: WORKING WITH EXPONENTS Exponents are shorthand for repeated multiplication of the same thing by itself. For instance, the shorthand
More informationIn this lesson you will learn: how to add and multiply positive binary integers how to work with signed binary numbers using two s complement how fixed and floating point numbers are used to represent
More informationINTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS.
INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS Arulalan Rajan 1, H S Jamadagni 1, Ashok Rao 2 1 Centre for Electronics Design and Technology, Indian Institute of Science, India (mrarul,hsjam)@cedt.iisc.ernet.in
More informationOverflow Avoidance Techniques in Cascaded IIR Filter Implementations on the TMS320 DSP s
SPRA59 Overflow Avoidance Techniques in Cascaded IIR Filter Implementations on the TMS3 DSP s Aaron Kofi Aboagye C5 DSP Software Applications Abstract DSP programmers are faced with the problem of dealing
More information2.1.1 Fixed-Point (or Integer) Arithmetic
x = approximation to true value x error = x x, relative error = x x. x 2.1.1 Fixed-Point (or Integer) Arithmetic A base 2 (base 10) fixed-point number has a fixed number of binary (decimal) places. 1.
More informationGuidelines for MATLAB s SISO Design Tool GUI
Dr. Farzad Pourboghrat Guidelines for MATLAB s SISO Design Tool GUI The SISO Design Tool is a graphical user interface (GUI) that facilitates the design of compensators for single-input, single-output
More informationRational number operations can often be simplified by converting mixed numbers to improper fractions Add EXAMPLE:
Rational number operations can often be simplified by converting mixed numbers to improper fractions Add ( 2) EXAMPLE: 2 Multiply 1 Negative fractions can be written with the negative number in the numerator
More informationC NUMERIC FORMATS. Overview. IEEE Single-Precision Floating-point Data Format. Figure C-0. Table C-0. Listing C-0.
C NUMERIC FORMATS Figure C-. Table C-. Listing C-. Overview The DSP supports the 32-bit single-precision floating-point data format defined in the IEEE Standard 754/854. In addition, the DSP supports an
More informationAC : INCORPORATING SYSTEM-LEVEL DESIGN TOOLS INTO UPPER-LEVEL DIGITAL DESIGN AND CAPSTONE COURSES
AC 2007-2290: ICORPORATIG SYSTEM-LEVEL DESIG TOOLS ITO UPPER-LEVEL DIGITAL DESIG AD CAPSTOE COURSES Wagdy Mahmoud, University of the District of Columbia IEEE Senior Member American Society for Engineering
More informationHow to Use Low-Energy Accelerator on MSP MCUs. Cash Hao Sept 2016
How to Use Low-Energy Accelerator on MSP MCUs Cash Hao Sept 2016 1 Agenda 1. The Overview of Low-Energy Accelerator (LEA) 2. Getting Started Firmware on CCS and IAR 3. Finite Impulse Response (FIR) Example
More informationDesign and Implementation of Single Issue DSP Processor Core. Vinodh Ravinath
Design and Implementation of Single Issue DSP Processor Core Examensarbete utfört i Datirteknik Vid Tekniska högskolan i Linköping av Vinodh Ravinath LiTH-ISY-EX--07/4094--SE Linköping 2007 Design and
More informationIntroduction to Computers and Programming. Numeric Values
Introduction to Computers and Programming Prof. I. K. Lundqvist Lecture 5 Reading: B pp. 47-71 Sept 1 003 Numeric Values Storing the value of 5 10 using ASCII: 00110010 00110101 Binary notation: 00000000
More informationVLSI Implementation of Low Power Area Efficient FIR Digital Filter Structures Shaila Khan 1 Uma Sharma 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 05, 2015 ISSN (online): 2321-0613 VLSI Implementation of Low Power Area Efficient FIR Digital Filter Structures Shaila
More informationIntroduction to MATLAB programming: Fundamentals
Introduction to MATLAB programming: Fundamentals Shan He School for Computational Science University of Birmingham Module 06-23836: Computational Modelling with MATLAB Outline Outline of Topics Why MATLAB?
More informationFPGA Implementation of the Complex Division in Digital Predistortion Linearizer
Australian Journal of Basic and Applied Sciences, 4(10): 5028-5037, 2010 ISSN 1991-8178 FPGA Implementation of the Complex Division in Digital Predistortion Linearizer Somayeh Mohammady, Pooria Varahram,
More informationProject # 3: Haar Wavelet Transform. Preliminaries
Math 357 MATLAB Project #3 1 Project # 3: Haar Wavelet Transform In this lab you will use Matlab to study the following topics: Haar wavelet basis, Haar analysis matrix, and Haar synthesis matrix. Fast
More informationMATLAB NOTES. Matlab designed for numerical computing. Strongly oriented towards use of arrays, one and two dimensional.
MATLAB NOTES Matlab designed for numerical computing. Strongly oriented towards use of arrays, one and two dimensional. Excellent graphics that are easy to use. Powerful interactive facilities; and programs
More informationErrors in Computation
Theory of Errors Content Errors in computation Absolute Error Relative Error Roundoff Errors Truncation Errors Floating Point Numbers Normalized Floating Point Numbers Roundoff Error in Floating Point
More informationData Representation in Computer Memory
Data Representation in Computer Memory Data Representation in Computer Memory Digital computer stores the data in the form of binary bit sequences. Binary number system has two symbols: 0 and 1, called
More informationBasic Definition INTEGER DATA. Unsigned Binary and Binary-Coded Decimal. BCD: Binary-Coded Decimal
Basic Definition REPRESENTING INTEGER DATA Englander Ch. 4 An integer is a number which has no fractional part. Examples: -2022-213 0 1 514 323434565232 Unsigned and -Coded Decimal BCD: -Coded Decimal
More information4. DSP Blocks in Stratix IV Devices
4. DSP Blocks in Stratix IV Devices February 2011 SIV51004-3.1 SIV51004-3.1 This chapter describes how the Stratix IV device digital signal processing (DSP) blocks are optimized to support DSP applications
More informationA Review on Fractional Delay FIR Digital Filters Design and Optimization Techniques
A Review on Fractional Delay FIR Digital Filters Design and Optimization Techniques Amritpal Singh #1, Dr. Naveen Dhillon *2, Sukhpreet Singh Bains @3 1 MTECH ECE, RIET Phagwara, India 2 HOD ECE RIET,
More informationChapter 4. Operations on Data
Chapter 4 Operations on Data 1 OBJECTIVES After reading this chapter, the reader should be able to: List the three categories of operations performed on data. Perform unary and binary logic operations
More informationProcess Document Defining Expressions. Defining Expressions. Concept
Concept Expressions are calculations that PeopleSoft Query performs as part of a query. Use them when you must calculate a value that PeopleSoft Query does not provide by default (for example, to add the
More information2 Computation with Floating-Point Numbers
2 Computation with Floating-Point Numbers 2.1 Floating-Point Representation The notion of real numbers in mathematics is convenient for hand computations and formula manipulations. However, real numbers
More informationComputer Sc. & IT. Digital Logic. Computer Sciencee & Information Technology. 20 Rank under AIR 100. Postal Correspondence
GATE Postal Correspondence Computer Sc. & IT 1 Digital Logic Computer Sciencee & Information Technology (CS) 20 Rank under AIR 100 Postal Correspondence Examination Oriented Theory, Practice Set Key concepts,
More informationLaboratory 1 Introduction to MATLAB for Signals and Systems
Laboratory 1 Introduction to MATLAB for Signals and Systems INTRODUCTION to MATLAB MATLAB is a powerful computing environment for numeric computation and visualization. MATLAB is designed for ease of use
More informationSigned Multiplication Multiply the positives Negate result if signs of operand are different
Another Improvement Save on space: Put multiplier in product saves on speed: only single shift needed Figure: Improved hardware for multiplication Signed Multiplication Multiply the positives Negate result
More informationExperiment 8 SIMULINK
Experiment 8 SIMULINK Simulink Introduction to simulink SIMULINK is an interactive environment for modeling, analyzing, and simulating a wide variety of dynamic systems. SIMULINK provides a graphical user
More informationFilter Bank Design and Sub-Band Coding
Filter Bank Design and Sub-Band Coding Arash Komaee, Afshin Sepehri Department of Electrical and Computer Engineering University of Maryland Email: {akomaee, afshin}@eng.umd.edu. Introduction In this project,
More informationFilter Design HDL Coder 2 User s Guide
Filter Design HDL Coder 2 User s Guide How to Contact The MathWorks www.mathworks.com Web comp.soft-sys.matlab Newsgroup www.mathworks.com/contact_ts.html Technical Support suggest@mathworks.com bugs@mathworks.com
More informationOptimize DSP Designs and Code using Fixed-Point Designer
Optimize DSP Designs and Code using Fixed-Point Designer MathWorks Korea 이웅재부장 Senior Application Engineer 2013 The MathWorks, Inc. 1 Agenda Fixed-point concepts Introducing Fixed-Point Designer Overview
More informationHaar Wavelet Image Compression
Math 57 Haar Wavelet Image Compression. Preliminaries Haar wavelet compression is an efficient way to perform both lossless and lossy image compression. It relies on averaging and differencing the values
More informationHead, Dept of Electronics & Communication National Institute of Technology Karnataka, Surathkal, India
Mapping Signal Processing Algorithms to Architecture Sumam David S Head, Dept of Electronics & Communication National Institute of Technology Karnataka, Surathkal, India sumam@ieee.org Objectives At the
More informationSoftware and Hardware
Software and Hardware Numbers At the most fundamental level, a computer manipulates electricity according to specific rules To make those rules produce something useful, we need to associate the electrical
More informationMATLAB MATLAB mat lab funtool
MATLAB MATLAB (matrix laboratory) is a numerical computing environment and fourthgeneration programming language. Developed by MathWorks, MATLAB allows matrix manipulations, plotting of functions and data,
More informationCAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA
CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA Pavel Plotnikov Vladimir State University, Russia, Gorky str., 87, 600000, plotnikov_pv@inbox.ru In given article analyze of DF design flows,
More informationTake Home Final Examination (From noon, May 5, 2004 to noon, May 12, 2004)
Last (family) name: First (given) name: Student I.D. #: Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE 734 VLSI Array Structure for Digital Signal Processing Take
More informationECE 3793 Matlab Project 2
Spring 07 What to Turn In: ECE 3793 Matlab Project DUE: 04/7/07, :59 PM Dr. Havlice Mae one file that contains your solution for this assignment. It can be an MS WORD file or a PDF file. Mae sure to include
More informationFPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST
FPGA IMPLEMENTATION OF FLOATING POINT ADDER AND MULTIPLIER UNDER ROUND TO NEAREST SAKTHIVEL Assistant Professor, Department of ECE, Coimbatore Institute of Engineering and Technology Abstract- FPGA is
More information