Color Space Converter

Size: px
Start display at page:

Download "Color Space Converter"

Transcription

1 Color Space Converter MegaCore Function User Guide April 2001 Core Version Innovation Drive San Jose, CA (408) A-UG-CSCONVERTER-1.0

2 Color Space Converter MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, APEX 20KE, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, and Quartus II are trademarks and/or service marks of Altera Corporation in the United States and other countries. Altera Corporation acknowledges the trademarks of other organizations for their respective products or services mentioned in this document, including the following: Verilog is a registered trademark of Cadence Design Systems, Incorporated. Java is a trademark of Sun Microsystems Inc. ModelSim is a trademark of Model Technologies. MATLAB is a registered trademark of the MathWorks. Microsoft is a registered trademark and Windows is a trademark of Microsoft Corporation. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. Copyright 2001 Altera Corporation. All rights reserved. ii Altera Corporation

3 About this User Guide User Guide This user guide provides comprehensive information about the Altera color space converter MegaCore function. Table 1 shows the user guide revision history. Table 1. Revision History Revision Date Description 1.0 April 23, 2001 Version 1.0 of the user guide. How to Find Information The Adobe Acrobat Find feature allows you to search the contents of a PDF file. Click the binoculars icon in the top toolbar to open the Find dialog box. Bookmarks serve as an additional table of contents. Thumbnail icons, which provide miniature previews of each page, provide a link to the pages. Numerous links, shown in green text, allow you to jump to related information. Altera Corporation iii

4 About this User Guide How to Contact Altera Color Space Converter MegaCore Function User Guide For the most up-to-date information about Altera products, go to the Altera world-wide web site at For additional information about Altera products, consult the sources shown in Table 2. Table 2. How to Contact Altera Information Type Access USA & Canada All Other Locations Altera Literature Services Non-technical customer service Electronic mail (1) (1) Telephone hotline (800) SOS-EPLD (408) (7:30a.m.to5:30p.m. Pacific Time) Fax (408) (408) Technical support Telephone hotline (800) 800-EPLD (6:00 a.m. to 6:00 p.m. Pacific Time) General product information Note: (1) You can also contact your local Altera sales office or sales representative. (408) (1) (7:30a.m.to5:30p.m. Pacific Time) Fax (408) (408) (1) Electronic mail FTP site ftp.altera.com ftp.altera.com Telephone (408) (408) (1) World-wide web site iv Altera Corporation

5 Color Space Converter MegaCore Function User Guide About this User Guide Typographic Conventions The Color Space Converter MegaCore Function User Guide uses the typographic conventions shown in Table 3. Table 3. Conventions Visual Cue Bold Type with Initial Capital Letters Bold type Bold italic type Italic Type with Initial Capital Letters Meaning Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box. External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: f MAX, \maxplus2 directory, d: drive, chiptrip.gdf file. Book titles are shown in bold italic type with initial capital letters. Example: 1999 Device Data Book. Document titles are shown in italic type with initial capital letters. Example: AN 75 (High-Speed Board Design). Italic type Internal timing parameters and variables are shown in italic type. Examples: t PIA, n +1. Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <file name>, <project name>.pof file. Initial Capital Letters Subheading Title Courier type Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu. References to sections within a document and titles of Quartus and MAX+PLUS II Help topics are shown in quotation marks. Example: Configuring a FLEX 10K or FLEX 8000 Device with the BitBlaster Download Cable. Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix _n, e.g., reset_n. Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\max2work\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) areshownincourier. 1., 2., 3., and a., b., c.,... Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure. Bullets are used in a list of items when the sequence of the items is not important. v The checkmark indicates a procedure that consists of one step only. 1 The hand points to information that requires special attention. r The angled arrow indicates you should press the Enter key. f The feet direct you to more information on a particular topic. Altera Corporation v

6 Notes:

7 Contents User Guide About this User Guide...iii How to Find Information... iii How to Contact Altera...iv Typographic Conventions...v Specifications...9 Features... 9 General Description... 9 Functional Description Signals MegaWizard Plug-In Performance Getting Started Download & Install the Function Download the Function Installing the MegaCore Files Generating a Custom Color Space Converter MegaCore MATLAB Simulation Compiling & Simulating in the Quartus Software Compiling & Simulating in the MAX+PLUS II Software Performing Synthesis, Compilation & Post-Routing Simulation For the Quartus II Software For the MAX+PLUS II Software Configuring a Device References Altera Corporation vii

8 Notes:

9 Specifications Features Optimized for Altera devices, including the APEX,FLEX, User Guide Mercury, andacex device families Computes one output per clock cycle Typicallyrunsatclockspeedsover100MHz Supports a variety of conversion functions: Studio video R G B to Y CbCr Y CbCr to studio video R G B Computer R G B to Y CbCr Y CbCr to computer R G B Y IQ to Y UV Computer R G B to Y UV Y UV to computer R G B User-specified conversion constants Supports signed and unsigned input data widths from 2 to 32 bits Provides user-selectable output precision via parameterizable rounding, saturation, and truncation Generates bit- and cycle-accurate MATLAB models to aid in systemlevel design and analysis Generates MAX+PLUS II and Quartus II vector stimulus files 1 Specifications General Description Color space conversion is often necessary when transferring data between devices that use different color space models. For example, to transfer a television image to a computer monitor, you may need to convert the image fromthe Y CrCb color space to the R G B color space. Conversely, transferring an image from a computer display to a television set may require a transformation from the R G B color space to the Y CrCb color space. The Altera color space converter MegaCore function can be used to perform these types of color transformations for a variety of applications including image filtering, machine vision, and digital video. A 3-dimensional color space is defined as a mathematical representation of a set of colors, where each color is mapped to three coordinates. The Altera color space converter MegaCore function can transform a color from one 3-dimensional color space to another by multiplying the tristimulus value by a 3 x 4-matrix transform. Altera Corporation 9

10 Specifications Functional Description Color Space Converter MegaCore Function User Guide The color space converter uses the following equation to convert data from one color space to another: X_OUT Y_OUT Z_OUT = c 11 c 21 c 31 c 12 c 22 c 32 c 13 c 23 c 33 c 14 c 24 c 34 A B C 1 Because the inputs are multiplied by constant values, the look-up table (LUT) architecture of FLEX 10K, FLEX 10KE, APEX 20K, APEX 20KE, Mercury, and ACEX devices is ideal for performing the conversion equations. Pre-computing partial products and storing them in look-up tablescanprovideasmaller,fasterimplementationthanonethatcanbe realized with soft-core multipliers. Signals Figure 1 shows the symbol and signals for the color space converter function. Figure 1. Color Space Converter Symbol CLK SCLR A[ ] B[ ] C[ ] X_OUT[ ] Y_OUT[ ] Z_OUT[ ] MegaWizard Plug-In Thecolorspaceconverterusesaninteractivewizard-driveninterfaceto create a customizable, high-speed, area-efficient function. You can use the wizard to: Specify values for the transform matrix by either selecting from a set of standard conversion functions or by manually entering the coefficients. Specify the coefficient width, input width, input representation, and output width. The parameterized coefficient width and input width allow the user to optimize for speed and area based on the system requirements. Optimize the design for performance by specifying input data as unsigned when applicable. 10 Altera Corporation

11 Color Space Converter MegaCore Function User Guide Specifications Limit the output precision by truncating or saturating the MSB and/or rounding or truncating the LSB using the built-in precision limiter. After you have gone through the color space converter wizard, it generates the following files: HDL design file: AHDL Text Design File (<variation name>.tdf) VHDL Design File (<variation name>.vhd) Verilog Design File (<variation name>.v) Block Design Files <variation name>.bsf for the Quartus II software, <variation name>.sym and Symbol Files for the MAX+PLUS II software, which are used to instantiate the function into a schematic design <variation name>.inc file (Verilog HDL and AHDL only) Anexamplecoreinstantiation<variation name>_inst A component declaration file <variation name>.cmp (for VHDL cores) A MATLAB testbench <variation name>.m to aid in system level design and analysis 1 Specifications Performance Table 1 provides the resource utilization and maximum clock frequency for the computer R G B to Y CrCb conversion function. This implementation uses 8-bit unsigned input ports and 10-bit coefficients. Table 1. Color Space Converter Performance Device Software Software Settings LEs Used f MAX (MHz) EPF10K30ETC144-1 MAX+PLUS II Fast global project logic synthesis style f MAX = 200 MHz EP1K10TC100-1 MAX+PLUS II Fast global project logic synthesis style f MAX = 200 MHz EPF6016ATC100-1 MAX+PLUS II Fast global project logic synthesis style f MAX = 200 MHz EPF20K30ETC144-1 Quartus II f MAX = 200 MHz EP1M120F484C5ES Quartus II f MAX = 200 MHz Altera Corporation 11

12 Notes:

13 Getting Started User Guide The Altera color space converter function provides solutions for integrating DSP functions into your digital system. This section describes how to obtain the color space conversion function, explains how to install it on your PC, and how to implement a function using the wizard. You can test-drive MegaCore functions using the Altera OpenCore feature to simulate the functions within your custom logic. When you are ready to generate programming or configuration files, you should license the function through the Altera web site or through your local Altera sales representative. The color space converter is optimized for Altera APEX 20K, APEX 20KE, FLEX, and ACEX devices, greatly enhancing your productivity by allowing you to focus efforts on the custom logic in the system. 2 Getting Started The design walkthrough involves the following steps: 1. Obtain and install the color space converter function. 2. Generate the function for your system using the wizard. 3. Simulate the filter using the wizard-generated MATLAB M-file. 4. Implement the rest of your system using the Altera Hardware Description Language (AHDL), VHDL, Verilog HDL, or schematic entry. 5. Compile your design and perform place-and-route. 6. Perform system verification. 7. License the color space converter function to configure or program the devices. The instructions assume that: You are using a PC. You are familiar with the Quartus II or MAX+PLUS II software. MAX+PLUS II version 10.0 or higher is installed in the default location or Quartus II version 1.0 or higher is installed in the default location. Altera Corporation 13

14 Getting Started Color Space Converter MegaCore Function User Guide You are using the MATLAB software version 6.0 R12 or higher. You are using the OpenCore feature to test-drive the color space converter or you have licensed the function. Download & Install the Function Before you can start using the color space converter, you must obtain the MegaCore files and install them on your PC. The following instructions describe this process. Download the Function If you have Internet access, you can download MegaCore functions from the Altera web site at Follow the instructions below to obtain the MegaCore functions via the Internet. If you do not have Internet access, you can obtain the MegaCore functions from your local Altera representative. 1. Point your web browser to 2. Type color space converter in the Keyword Search box of the IP MegaSearch area and click Go. 3. Click the link for the color space converter. 4. Click the line to test-drive the function for free and follow the on-line instructions to save the function to your hard disk. Installing the MegaCore Files To install the files on Windows, follow the instructions below: 1. Click Run (Start menu). 2. Type <path name>\<filename>.exe, where <path name>is the location of the downloaded MegaCore function and <filename> is the filename of the function. 3. Click OK. The MegaCoreInstallerdialog box appears. Follow the on-line instructions to finish installation. 4. After you have finished installing the MegaCore files, you must specify the <installation directory>\color Space Converter-v2.0\lib directory as a user library in the Quartus II or MAX+PLUS II software. Search for User Libraries in Quartus II or MAX+PLUS II Help for instructions on how to add these libraries. 14 Altera Corporation

15 Color Space Converter MegaCore Function User Guide Getting Started Generating a Custom Color Space Converter MegaCore This section describes the design flow using the color space converter and the Quartus II or MAX+PLUS II development system. Altera provides a MegaWizard Plug-In with the color space converter, which you can use within the Quartus II or MAX+PLUS II software. The MegaWizard Plug-In Manager lets you create or modify design files to meet the needs of your application. You can then instantiate the megafunction variation in your project. The Altera OpenCore feature allows you to compile and simulate MegaCore functions in the Quartus II or MAX+PLUS II software, to evaluate the functions before purchasing a license. To create a variation of the color space converter follow these steps: 1. Start the MegaWizard Plug-In Manager by choosing the MegaWizard Plug-In Manager command (Tools menu in the Quartus II software, File menu in any MAX+PLUS II application). The MegaWizard Plug-In Manager dialog box is displayed. 1 Refer to Quartus II or MAX+PLUS II Help for more information on how to use the MegaWizard Plug-In Manager. 2. Specify that you want to create a new custom megafunction and click Next. 3. Select Color Space Converter in the DSP MegaCore folder. Choose thelanguagefortheoutputfile(s) either AHDL, VHDL, or Verilog HDL and specify a folder, <folder name> and name for the output file, <variation name>. Click Next to start the wizard (see Figure 1). 1 <variation name> and <folder name> must be the same name and the same folder that your Quartus II or MAX+PLUS II project use. 2 Getting Started Altera Corporation 15

16 Getting Started Color Space Converter MegaCore Function User Guide Figure 1. Select the Color Space Converter Function 4. Specify the bit width of the input data bus. You can also specify whether the bus is signed or unsigned; the signed representation uses the two s complement numbering scheme (see Figure 2). Click Next. Figure 2. Specify the Bit Width & Number System 16 Altera Corporation

17 Color Space Converter MegaCore Function User Guide Getting Started 5. Specify the coefficients for your matrix transform. You can select a predefined conversion function by turning on the Convert between fundamental color models check box and selecting a predefined function from the drop-down list box; or you can manually enter your own custom transform matrix by turning off Convert between fundamental color models. SeeFigure 3. Figure 3. Select the Coefficient Values 2 Getting Started 6. After you have specified the coefficients, either by selecting a predefined conversion function or by manually entering them, you can scale the coefficients. Click Next to continue. 7. You can specify whether to use full or limited precision for the converter output (X_OUT, Y_OUT,andZ_OUT). The color space converter determines the output bit width based on the actual coefficient values and the input bit width. These two parameters define the maximum positive and negative output values. The wizard extrapolates the number of bits required to represent that range of values. For full precision, you must use this number of bits in your system. If you choose limited precision, the wizard gives you the option of truncating or saturating the most significant bit (MSB) and/or rounding or truncating the least significant bit (LSB). Saturation and rounding are non-linear operations. See Figure 4. Make your selections and click Next. Altera Corporation 17

18 Getting Started Color Space Converter MegaCore Function User Guide Figure 4. Specify the Precision 8. The wizard displays the files that the wizard will generate. Click Finish to accept your selections and generate the new megafunction variation (see Figure 5). Figure 5. View the Once you have created a megafunction variation, you can integrate it into your custom design. After you have finished your design, you are ready to instantiate it in your system design and compile it. 18 Altera Corporation

19 Color Space Converter MegaCore Function User Guide Getting Started MATLAB Simulation The color space converter wizard generates a MATLAB script named <variation name>.m, which provides a set of stimuli to run the bit- and cycle-accurate MATLAB model. Type the name of the script at the MATLAB command prompt to run the script. MATLAB displays the output data on screen. Compiling & Simulating in the Quartus Software The following steps explain how to compile and simulate your design in the Quartus II software, and use the test vector configuration file. 1. Click Start Compilation (Processing Menu) to compile your design. 2. Click Simulation Mode (Processing menu). Choose Simulator Settings (Processing menu)andselect the Time/Vectors tab. Turn off the Automatically add Pin to Simulation Output Waveforms option. In the Source of Vector Stimuli box, select <output name>.vec,where <output name> is the name you specified in the color space converter wizard. Click OK. 2 Getting Started 3. Click Run Simulation (Processing menu) to begin simulation. Compiling & Simulating in the MAX+PLUS II Software The following steps explain how to compile and simulate your design in the MAX+PLUS II software. 1. In the MAX+PLUS II Compiler, turn on Functional SNF Extractor (Processing menu). 2. Click Start to compile your design. 3. Run the MAX+PLUS II Simulator. The Vector File created by the wizard for your color space converter variation is loaded automatically. Click Start to begin simulation. 4. Once simulation has completed, click the Open SCF button to view the waveform for the design. After you have verified that your design is functionally correct, you are ready to perform system verification. Altera Corporation 19

20 Getting Started Color Space Converter MegaCore Function User Guide Performing Synthesis, Compilation & Post-Routing Simulation The Quartus II and MAX+PLUS II software work seamlessly with tools from all EDA vendors, including Cadence, Exemplar Logic, Mentor Graphics, Synopsys, Synplicity, and Viewlogic. After you have licensed the MegaCore function, you can generate EDIF, VHDL, Verilog HDL, and Standard Delay Output Files from the Quartus II or MAX+PLUS II software and use them with your existing EDA tools to perform functional modeling and post-route simulation of your design. The following sections describe the design flow to compile and simulate your MegaCore variation with a third-party EDA tool. To synthesize your design in a third-party EDA tool and perform post-route simulation, perform the following steps. 1. Create your custom design instantiating a color space converter function. 2. Synthesize the design using your third party EDA tool. Your EDA tool should treat the MegaCore instantiation as a black box by either setting attributes or ignoring the instantiation. 1 For more information on setting compiler options in your third-party EDA tool, refer to the MAX+PLUS II ACCESS Interfaces Guidelines. 3. After compilation, generate a hierarchical netlist file in your thirdparty EDA tool. 4. Open your netlist file in the Quartus II or MAX+PLUS II software. For the Quartus II Software 1. Select Compile mode (Processing Menu). 2. Specify the Compiler settings in the Compiler Settings dialog box (Processing menu) or use the Compiler Settings wizard. 3. Specify the user libraries for the project and the order in which the compiler searches the libraries. 4. Specify the input settings for the project. Choose EDA Tool Settings (Project menu). Select Custom EDIF in the Design entry/synthesis tool list. Click Settings.Inthe EDA Tool Input Settings dialog box, make sure that the relevant tool name or option is selected in the Design Entry/Synthesis Tool list. 20 Altera Corporation

21 Color Space Converter MegaCore Function User Guide Getting Started 5. Depending on the type of output file you want, specify Verilog HDL output settings or VHDL output settings in the General Settings dialog box (Project Menu). Use the 1993 VHDL language option. 6. Compile your design. The Quartus II Compiler synthesizes and performs place-and-route on your design, and generates output and programming files. 7. Import your Quartus II-generated output files (.edo,.vho,.vo,or.sdo) into your third-party EDA tool for post-route, device-level, and system-level simulation. 2 For the MAX+PLUS II Software 1. SetyourEDIFfileasthecurrentproject. 2. Choose EDIF Netlist Reader Settings (Interfaces menu). Getting Started 3. In the EDIF Netlist Reader Settings dialog box, select the vendor for your EDIF netlist file in the Vendor drop-down list box and click OK. 4. Make logic option and/or place-and-route assignments for your custom logic using the commands in the Assign menu. 5. In the MAX+PLUS II Compiler, make sure Functional SNF Extractor (Processing menu) is turned off. 6. Turn on the Verilog Netlist Writer or VHDL Netlist Writer command (Interfaces menu), depending on the type of output file you want to use in your third-party simulator. Use the 1993 VHDL language option. 7. Compile your design. The MAX+PLUS II Compiler synthesizes and performs place-and-route on your design, and generates output and programming files. 8. Import your MAX+PLUS II-generated output files (.edo,.vho,.vo, or.sdo) into your third-party EDA tool for post-route, device-level, and system-level simulation. 1 For more information on setting compiler options in your thirdparty EDA tool, refer to the MAX+PLUS II ACCESS Key Guidelines. Altera Corporation 21

22 Getting Started Configuring a Device References Color Space Converter MegaCore Function User Guide After you have compiled and analyzed your design, you are ready to configure your targeted Altera device. If you are evaluating the MegaCore function with the OpenCore feature, you must license the function before you can generate configuration files. Jack, Keith. Video Demystified, A Handbook for the Digital Engineer. Second Edition. Solana Beach: Hightext Publications, This book discusses fundamental computer-video applications, including color space conversion considerations such as equations, data word saturation, and data word rounding. ISBN: X (paperback edition), Library of Congress catalog card number: Altera Corporation

altshift_taps Megafunction User Guide

altshift_taps Megafunction User Guide altshift_taps Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 1.0 Document Date: September 2004 Copyright 2004 Altera Corporation. All rights

More information

MasterBlaster Serial/USB Communications Cable User Guide

MasterBlaster Serial/USB Communications Cable User Guide MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright

More information

Video Input Daughter Card Reference Manual

Video Input Daughter Card Reference Manual Video Input Daughter Card Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version 1.0 Document Date November 2006 Copyright 2006 Altera Corporation.

More information

Floating Point Inverse (ALTFP_INV) Megafunction User Guide

Floating Point Inverse (ALTFP_INV) Megafunction User Guide Floating Point Inverse (ALTFP_INV) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.0 Document Date: October 2008 Copyright 2008 Altera Corporation. All

More information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights

More information

lpm_compare Megafunction User Guide

lpm_compare Megafunction User Guide lpm_compare Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 2.2 Software Version: 7.0 Document Date: March 2007 Copyright 2007 Altera Corporation.

More information

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-08743-04 Development Kit Version: 1.3.0

More information

UTOPIA Level 3 Slave. MegaCore Function UTOPIA3SL. User Guide September 2001

UTOPIA Level 3 Slave. MegaCore Function UTOPIA3SL. User Guide September 2001 UTOPIA Level 3 Slave MegaCore Function UTOPIA3SL User Guide September 21 11 Innovation Drive San Jose, CA 95134 (48) 544-7 http://www.altera.com A-UG-IPUTOPIA3SL-1.1 UTOPIA Level 3 Slave MegaCore Function

More information

UTOPIA Level 3 Master MegaCore Function

UTOPIA Level 3 Master MegaCore Function UTOPIA Level 3 Master MegaCore Function UTOPIA3MS User Guide November 21 11 Innovation Drive San Jose, CA 95134 (48) 544-7 http://www.altera.com A-UG-IPUTOPIA3MS-1. UTOPIA Level 3 Master MegaCore Function

More information

lpm_shiftreg Megafunction

lpm_shiftreg Megafunction lpm_shiftreg Megafunction 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Quartus II Software Version: 6.1 Document Version: 2.1 Document Date: December 2006 Copyright 2006 Altera

More information

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide 11 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8. Document Version: 2. Document Date: June 28

More information

altmult_accum Megafunction User Guide

altmult_accum Megafunction User Guide altmult_accum Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 3.2 Software Version: 7.0 Document Date: March 2007 Copyright 2007 Altera Corporation.

More information

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01026-1.0 Software Version: 7.2 Document Version: 1.0 Document Date: November 2007

More information

Clock Control Block (ALTCLKCTRL) Megafunction User Guide

Clock Control Block (ALTCLKCTRL) Megafunction User Guide Clock Control Block (ALTCLKCTRL) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 2.4 Document Date: December 2008 Copyright 2008 Altera Corporation. All

More information

Floating Point Compare. Megafunction User Guide (ALTFP_COMPARE) 101 Innovation Drive San Jose, CA

Floating Point Compare. Megafunction User Guide (ALTFP_COMPARE) 101 Innovation Drive San Jose, CA Floating Point Compare (ALTFP_COMPARE) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8.0 Document Version: 2.0 Document Date: May 2008 Copyright 2008 Altera

More information

Memory-Based Multiplier (ALTMEMMULT) Megafunction User Guide

Memory-Based Multiplier (ALTMEMMULT) Megafunction User Guide Memory-Based Multiplier (ALTMEMMULT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 3.0 Document Date: July 2008 Copyright 2008 Altera

More information

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 2.0 Document Date: May 2008 Copyright 2008

More information

Floating Point Multiplier (ALTFP_MULT) Megafunction User Guide

Floating Point Multiplier (ALTFP_MULT) Megafunction User Guide Floating Point Multiplier (ALTFP_MULT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Quartus II Software Version: 8.0 Document Version: 3.0 Document Date: June 2008 Copyright

More information

lpm_rom Megafunction User Guide

lpm_rom Megafunction User Guide lpm_rom Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 4.2 Document Version: 1.0 Document Date: March 2005 Copyright 2005 Altera Corporation.

More information

POS-PHY Level 2 & 3 Compiler

POS-PHY Level 2 & 3 Compiler POS-PHY Level 2 & 3 Compiler User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Core Version: 1.1.1 Document Version: 1.1.1 rev1 Document Date: July 2003 Copyright 2003 Altera

More information

Constellation Mapper/Demapper

Constellation Mapper/Demapper Constellation Mapper/Demapper MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 2.0.1 Document Version: 2.0.1 rev. 1 Document Date:

More information

MAX+PLUS II Advanced Synthesis

MAX+PLUS II Advanced Synthesis MAX+PLUS II Advanced Synthesis User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: April 2003 UG-MAX2SYN-1.0 Copyright MAX+PLUS

More information

lpm_mult Megafunction User Guide

lpm_mult Megafunction User Guide lpm_mult Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 7.0 Document Version: 2.2 Document Date: March 2007 Copyright 2006 Altera Corporation.

More information

Symbol Interleaver/ Deinterleaver

Symbol Interleaver/ Deinterleaver Symbol Interleaver/ Deinterleaver MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 1.3.0 Document Version: 1.3.0 rev. 1 Document Date:

More information

IIR Compiler. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408)

IIR Compiler. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408) IIR Compiler MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 1.3.2 Document 1.3.2 rev. 1 Version: Document Date: October 2002 Copyright

More information

UTOPIA Level 2 Slave MegaCore Function

UTOPIA Level 2 Slave MegaCore Function UTOPIA Level 2 Slave MegaCore Function October 2005, Version 2.5.0 Release Notes These release notes for the UTOPIA Level 2 Slave MegaCore function contain the following information: System Requirements

More information

DSP Builder. Quartus II & MATLAB/Simulink Interface. User Guide September 2001, v0.02 Pre-Release

DSP Builder. Quartus II & MATLAB/Simulink Interface. User Guide September 2001, v0.02 Pre-Release DSP Builder Quartus II & MATLAB/Simulink Interface User Guide September 2001, v0.02 Pre-Release 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com A-UG-DSPBUILDER-0.02 DSP Builder

More information

FIFO Partitioner Function

FIFO Partitioner Function FIFO Partitioner Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Quartus II Version: 2.2 Document Version: 1.0 Document Date: April 2003 Copyright Copyright

More information

E3 Mapper MegaCore Function E3MAP

E3 Mapper MegaCore Function E3MAP E3 Mapper MegaCore Function E3MAP March 9, 2001 User Guide Version 1.0 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com A-UG-IPE3MAPPER-01 Altera, APEX, APEX 20K, APEX 20KE,

More information

8B10B Encoder/Decoder MegaCore Function

8B10B Encoder/Decoder MegaCore Function 8B10B Encoder/Decoder MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Core Version: 1.3.2 Document Version: 1.3.2 rev1 Document Date: December 2002 Copyright

More information

Correlator. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408)

Correlator. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408) Correlator MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 1.1.0 Document Version: 1.1.0 rev 1 Document Date: December 2002 Correlator

More information

FIR Compiler. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408)

FIR Compiler. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408) FIR Compiler MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Core Version: 2.7.0 Document Version: 2.7.0 rev. 1 Document Date: July 2003 Copyright FIR

More information

DDR SDRAM Controller. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408)

DDR SDRAM Controller. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408) DDR SDRAM Controller MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 1.2.0 Document Version: 1.2.0 rev 1 Document Date: March 2003

More information

My First FPGA Design Tutorial

My First FPGA Design Tutorial 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com TU-01002-1.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized

More information

FIFO Partitioner Megafunction

FIFO Partitioner Megafunction FIFO Partitioner Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.2 Document Date: August 2005 UG-IPFIFO-1.2 Copyright FIFO Partitioner

More information

Altera Double Data Rate Megafunctions

Altera Double Data Rate Megafunctions Altera Double Data Rate Megafunctions User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Quartus II Version: 2.2 Document Version: 1.0 Document Date: May 2003 Copyright

More information

Simulating the PCI MegaCore Function Behavioral Models

Simulating the PCI MegaCore Function Behavioral Models Simulating the PCI MegaCore Function Behavioral Models August 2001, ver. 1.0 Application Note 169 Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera,

More information

Using Verplex Conformal LEC for Formal Verification of Design Functionality

Using Verplex Conformal LEC for Formal Verification of Design Functionality Using Verplex Conformal LEC for Formal Verification of Design Functionality January 2003, ver. 1.0 Application Note 296 Introduction The Altera Quartus II software, version 2.2, easily interfaces with

More information

SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide

SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 7.2 Document Version: 3.3 Document Date: November 2007 Copyright 2007

More information

FIR Compiler MegaCore Function User Guide

FIR Compiler MegaCore Function User Guide FIR Compiler MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Operations Part Number MegaCore Function Version: 3.3.1 Document Version: 3.3.1 rev 2 Document

More information

DSP Builder Handbook Volume 1: Introduction to DSP Builder

DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-5.1 Document last updated for Altera Complete Design

More information

Nios Development Kit, Stratix Edition

Nios Development Kit, Stratix Edition Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00

More information

Simulating the Reed-Solomon Model

Simulating the Reed-Solomon Model July 2000, ver. 1 Simulating the Reed-Solomon Model with the Visual IP Software User Guide Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera, and

More information

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow February 2002, ver. 2.0 Application Note 171 Introduction To maximize the benefits of the LogicLock TM block-based design methodology in the

More information

altufm Megafunction 101 Innovation Drive San Jose, CA (408)

altufm Megafunction 101 Innovation Drive San Jose, CA (408) altufm Megafunction 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Quartus II Software Version: 6.0 Document Version: 2.0 Document Date: August 2006 Copyright 2006 Altera Corporation.

More information

RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide

RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01009-3.0 Document last

More information

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36002-01 Document Version: 1.0.2 Document Date: April

More information

Nios II Development Kit Getting Started User Guide

Nios II Development Kit Getting Started User Guide Nios II Development Kit Getting Started User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com P25-10108-03 Copyright 2005 Altera Corporation. All

More information

DSP Development Kit, Stratix II Edition Getting Started User Guide

DSP Development Kit, Stratix II Edition Getting Started User Guide DSP Development Kit, Stratix II Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36008-00 Document Version: 6.0.1 Document Date: August 2006

More information

Common Switch Interface (CSIX-L1)

Common Switch Interface (CSIX-L1) Common Switch Interface (CSIX-L1) MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Core Version: 1.0.0 Document Version: 1.0.0 rev1 Document Date: November

More information

Cyclone Device Handbook, Volume 2

Cyclone Device Handbook, Volume 2 Cyclone Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Preliminary Information C5V2-1.1 Copyright 2005 Altera Corporation. All rights reserved. Altera,

More information

DDR and DDR2 SDRAM Controller Compiler User Guide

DDR and DDR2 SDRAM Controller Compiler User Guide DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera

More information

Using SOPC Builder. with Excalibur Devices Tutorial. 101 Innovation Drive San Jose, CA (408)

Using SOPC Builder. with Excalibur Devices Tutorial. 101 Innovation Drive San Jose, CA (408) Using SOPC Builder with Excalibur Devices Tutorial 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2002 Copyright Excalibur Devices

More information

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System

More information

DSP Builder Release Notes

DSP Builder Release Notes April 2006, Version 6.0 SP1 Release Notes These release notes for DSP Builder version 6.0 SP1 contain the following information: System Requirements New Features & Enhancements Errata Fixed in This Release

More information

Simulating the PCI MegaCore Function Behavioral Models

Simulating the PCI MegaCore Function Behavioral Models Simulating the PCI MegaCore Function Behavioral Models February 2003, ver. 1.2 Application Note 169 Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera,

More information

FFT MegaCore Function User Guide

FFT MegaCore Function User Guide FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 11.0 Document Date: May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The

More information

Avalon Streaming Interface Specification

Avalon Streaming Interface Specification Avalon Streaming Interface Specification 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.3 Document Date: June 2007 Copyright 2005 Altera Corporation. All rights reserved. Altera,

More information

CORDIC Reference Design. Introduction. Background

CORDIC Reference Design. Introduction. Background CORDIC Reference Design June 2005, ver. 1.4 Application Note 263 Introduction The co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian

More information

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System

More information

RLDRAM II Controller MegaCore Function User Guide

RLDRAM II Controller MegaCore Function User Guide RLDRAM II Controller MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com MegaCore Version: 1.0.0 Document Version: 1.0.0 rev. 1 Document Date: October 2005

More information

FFT MegaCore Function User Guide

FFT MegaCore Function User Guide FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera,

More information

DSP Builder Handbook Volume 1: Introduction to DSP Builder

DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-4.0 Document last updated for Altera Complete Design

More information

Supporting Custom Boards with DSP Builder

Supporting Custom Boards with DSP Builder Supporting Custom Boards with DSP Builder April 2003, ver. 1.0 Application Note 221 Introduction As designs become more complex, verification becomes a critical, time consuming process. To address the

More information

PCI Express Compiler User Guide

PCI Express Compiler User Guide PCI Express Compiler User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com MegaCore Version: 7.1 Document Date: May 2007 Copyright 2007 Altera Corporation. All rights reserved.

More information

Table 1 shows the issues that affect the FIR Compiler, v6.1. Table 1. FIR Compiler, v6.1 Issues.

Table 1 shows the issues that affect the FIR Compiler, v6.1. Table 1. FIR Compiler, v6.1 Issues. December 2006, Version 6.1 Errata Sheet This document addresses known errata and documentation issues for the Altera FIR Compiler, v6.1. Errata are functional defects or errors, which may cause an Altera

More information

PCI Express Compiler. System Requirements. New Features & Enhancements

PCI Express Compiler. System Requirements. New Features & Enhancements April 2006, Compiler Version 2.1.0 Release Notes These release notes for the PCI Express Compiler version 2.1.0 contain the following information: System Requirements New Features & Enhancements Errata

More information

Estimating Nios Resource Usage & Performance

Estimating Nios Resource Usage & Performance Estimating Nios Resource Usage & Performance in Altera Devices September 2001, ver. 1.0 Application Note 178 Introduction The Excalibur Development Kit, featuring the Nios embedded processor, includes

More information

CRC Compiler User Guide

CRC Compiler User Guide CRC Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera, The Programmable

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler march 2007, Compiler Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 7.0.

More information

Mercury Gigabit Transceiver MegaCore Function

Mercury Gigabit Transceiver MegaCore Function Mercury Gigabit Transceiver MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 1.2.1 Document Version: 1.2.1 rev. 1 Document Date: February

More information

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path March 2007, Version 6.1 Errata Sheet This document addresses known errata and documentation changes for DSP Builder version 6.1. Errata are functional defects or errors which may cause DSP Builder to deviate

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler May 2006, Compiler Version 3.3.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1.

More information

ByteBlaster II Download Cable User Guide

ByteBlaster II Download Cable User Guide ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright

More information

PCI Express Compiler User Guide

PCI Express Compiler User Guide PCI Express Compiler User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com MegaCore Version: 6.1 Document Version: 6.1 rev. 2 Document Date: December 2006 Copyright 2006 Altera

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler August 2007, Compiler Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version

More information

FFT MegaCore Function User Guide

FFT MegaCore Function User Guide FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com MegaCore Version: 2.2.1 Document Version: 2.2.1 rev.1 Document Date: April 2006 Copyright 2006 Altera

More information

FFT MegaCore Function User Guide

FFT MegaCore Function User Guide FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.0 Document Date: May 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera, The

More information

Benefits of Embedded RAM in FLEX 10K Devices

Benefits of Embedded RAM in FLEX 10K Devices Benefits of Embedded RAM in FLEX 1K Devices January 1996, ver. 1 Product Information Bulletin 2 Introduction Driven by the demand to integrate many more digital functions in a single device, custom logic

More information

Using the Serial FlashLoader With the Quartus II Software

Using the Serial FlashLoader With the Quartus II Software Using the Serial FlashLoader With the Quartus II Software July 2006, ver. 3.0 Application Note 370 Introduction Using the Joint Test Action Group () interface, the Altera Serial FlashLoader (SFL) is the

More information

DSP Builder Release Notes and Errata

DSP Builder Release Notes and Errata DSP Builder Release Notes and DSP Builder Release Notes and 101 Innovation Drive San Jose, CA 95134 www.altera.com RN-DSP004-7.0 Document last updated for Altera Complete Design Suite version: Document

More information

FIR Compiler MegaCore Function User Guide, September 1999

FIR Compiler MegaCore Function User Guide, September 1999 FIR Compiler MegaCore Function User Guide September 1999 FIR Compiler MegaCore Function User Guide, September 1999 A-UG-FIRCOMPILER-01.10 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX

More information

Table 1 shows the issues that affect the FIR Compiler v7.1.

Table 1 shows the issues that affect the FIR Compiler v7.1. May 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the Altera, v7.1. Errata are functional defects or errors, which may cause an Altera MegaCore function

More information

altpll Megafunction User Guide 101 Innovation Drive San Jose, CA (408)

altpll Megafunction User Guide 101 Innovation Drive San Jose, CA (408) altpll Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Quartus II Version: 2.2 Document Version: 2.0 Document Date: February 2003 Copyright altpll Megafunction

More information

Cyclone III FPGA Starter Kit User Guide

Cyclone III FPGA Starter Kit User Guide Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable

More information

Quartus. Introduction. Programmable Logic Development System & Software

Quartus. Introduction. Programmable Logic Development System & Software Quartus Programmable Logic Development System & Software May 1999, ver. 1.01 Data Sheet Introduction As device densities increase, design methodologies for programmable logic devices (PLDs) must continue

More information

Excalibur Solutions DPRAM Reference Design

Excalibur Solutions DPRAM Reference Design Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and

More information

Nios II Custom Instruction User Guide Preliminary Information

Nios II Custom Instruction User Guide Preliminary Information Nios II Custom Instruction User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2007 Altera Corporation. All rights reserved. Altera,

More information

POS-PHY Level 2 and 3 Compiler User Guide

POS-PHY Level 2 and 3 Compiler User Guide POS-PHY Level 2 and 3 Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved.

More information

Matrices in MAX II & MAX 3000A Devices

Matrices in MAX II & MAX 3000A Devices Crosspoint Switch Matrices in MAX II & MAX 3000A Devices March 200, ver. 2.0 Application Note 29 Introduction With a high level of flexibility, performance, and programmability, you can use crosspoint

More information

SerialLite MegaCore Function User Guide

SerialLite MegaCore Function User Guide SerialLite MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com MegaCore Function Version: 1.1.0 Document Version: 1.1.0 rev. 1 Document Date: August 2005

More information

DSP Builder Release Notes and Errata

DSP Builder Release Notes and Errata DSP Builder Release Notes and DSP Builder Release Notes and 101 Innovation Drive San Jose, CA 95134 www.altera.com RN-DSP004-8.0 Document last updated for Altera Complete Design Suite version: Document

More information

Quartus II Handbook, Volume 3 Verification

Quartus II Handbook, Volume 3 Verification Quartus II Handbook, Volume 3 Verification Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com qii5v3_2.1 Copyright 2004 Altera Corporation. All rights

More information

FPGAs Provide Reconfigurable DSP Solutions

FPGAs Provide Reconfigurable DSP Solutions FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors

More information

Design Tools for 100,000 Gate Programmable Logic Devices

Design Tools for 100,000 Gate Programmable Logic Devices esign Tools for 100,000 Gate Programmable Logic evices March 1996, ver. 1 Product Information Bulletin 22 Introduction The capacity of programmable logic devices (PLs) has risen dramatically to meet the

More information

ZBT SRAM Controller Reference Design

ZBT SRAM Controller Reference Design ZBT SRAM Controller Reference Design for APEX II Devices December 2001, ver. 1.0 Application Note 183 Introduction As communication systems require more low-latency, high-bandwidth interfaces for peripheral

More information

Arria GX Development Kit Getting Started User Guide

Arria GX Development Kit Getting Started User Guide Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All

More information

8B10B Encoder/Decoder MegaCore Function User Guide

8B10B Encoder/Decoder MegaCore Function User Guide 8B10B Encoder/Decoder MegaCore Function User Guide 8B10B Encoder/Decoder MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-IPED8B10B-1.4 Document last updated for Altera

More information

Design Verification Using the SignalTap II Embedded

Design Verification Using the SignalTap II Embedded Design Verification Using the SignalTap II Embedded Logic Analyzer January 2003, ver. 1.0 Application Note 280 Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera

More information

Avalon Bus Specification

Avalon Bus Specification Avalon Bus Specification Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.2 Document Date: July 2002 Copyright Avalon Bus Specification

More information