Supporting Custom Boards with DSP Builder
|
|
- Kristin O’Connor’
- 5 years ago
- Views:
Transcription
1 Supporting Custom Boards with DSP Builder April 2003, ver. 1.0 Application Note 221 Introduction As designs become more complex, verification becomes a critical, time consuming process. To address the need for more efficient verification techniques, the Altera DSP Builder tool provides a seamless flow for performing implementation in The MathWorks Simulink software and verification in actual hardware. DSP Builder provides bit-true and cycle-accurate simulation models and supports board-level, in-system verification using the SignalTap II embedded logic analyzer. By importing the data into the MATLAB/Simulink workspace to facilitate visual analysis, this analyzer lets you monitor internal nodes within a design in hardware at system speed. Before analyzing a design in hardware, you must integrate board elements into your Simulink design file using DSP development board blocks. To facilitate this process, DSP Builder includes a library of blocks for the APEX EP20K200E, APEX EP20K1500E, Stratix EP1S25, and Stratix EP1S80 DSP development boards. Additionally, DSP Builder allows you to perform rapid prototyping using any hardware development board and custom blocks you build yourself. Using DSP Builder and your own board provides the following benefits: Speeds up the prototyping flow for DSP applications Enhances debugging capabilities of DSP applications using the SignalTap II logic analyzer Creates powerful, effective demonstrations for early prototypes of DSP applications Supports the same board for multiple projects during the prototyping stage This application note describes how to create a custom board library in DSP Builder to support your own board with different devices and/or pin-outs. This document also includes a walkthrough that explains the step-by-step procedure for creating a board library, using the Nios development board, Stratix edition as an example. Using this example and the templates provided, you can easily create your own custom board library. Altera Corporation 1 AN
2 1 This document assumes that you have basic familiarity with the MATLAB/Simulink software. Refer to MATLAB and Simulink Help for specific details on how to use the software. Refer to the DSP Builder User Guide for information on how to use DSP Builder. Targeting Boards with DSP Builder Altera offers several DSP development boards as prototyping platforms that provide you with an economical solution for hardware and software verification. These rapid prototyping boards let you debug and verify functionality and design timing. With a library of peripherals including analog input and output channels and the ability to combine boards easily with right angle connectors, you can use these boards to construct a powerful processing system. Combined with DSP IP from Altera and Altera Megafunction Partners Program (AMPP ) partners, you can solve design problems that formerly required custom hardware and software solutions. 1 For more information on Altera DSP development kits, refer to To target a specific development board in DSP Builder, you include device and connector blocks, which are unique to each development board, in your Simulink Model File (.mdl). The SignalCompiler block, which is the heart of DSP Builder, converts the Simulink design into synthesizable RTL VHDL and generates Tcl scripts with the device and pin-out information for the input and output ports in the design based on these blocks. You then use the Tcl scripts to perform synthesis, Quartus II compilation, and/or simulation in the ModelSim software. The SignalCompiler block also lets you perform synthesis and place-androute and download a device configuration file directly to your development board from within Simulink, providing a seamless interface between implementation and verification. This process can significantly reduce the time needed to go from system design to evaluation and verification in actual hardware for rapid prototyping. In addition to the Altera DSP development board libraries provided with DSP Builder, you can create custom board libraries for any development board. Board information is not hard-coded in the SignalCompiler block; instead, it is specified in a dedicated board configuration block that you include in your top-level Model File. This feature allows DSP Builder to support any hardware development board using a customized library. The user-created library must contain all information necessary to pass device, port, and pin-out constraints to the Quartus II Tcl script for compilation. 2 Altera Corporation
3 Board Library Blocks When creating a library for your own board, you use two types of blocks: Board configuration block Board connector blocks The board configuration block contains information about the specific development board you are using; the board connector block describes the I/O components within the development board. Each board library you create should have one board configuration block and one or more board connector blocks. Figure 1 shows an example of a board library created for the Nios development board (APEX version). Figure 1. Custom Board Library Example Board Configuration Block Board Connector Blocks Board Configuration Block The board configuration block indicates which board is targeted and is unique for each board that is supported in DSP Builder. When targeting a DSP development board (i.e., selecting DSP Board as the target in Signal Compiler), the Simulink design must contain the board configuration block at the top hierarchical level. Altera Corporation 3
4 This block has information on the target device and has pin-outs for control signals, including clock input, clock output from the PLL block (if any), and the global reset signal. Optionally, it can configure the clock output feeding an on-board digital-to-analog converter (DAC). For more details, refer to Parameters on page 6. Board Connector Blocks Board connector blocks link to I/O components such as analog-to-digital converters (ADC), DACs, RS-232 serial ports, LEDs, switches, and pushbuttons. Each block must include information on the ports represented including the direction (i.e., input or output), bit width, and pin location. For more details, refer to Parameters on page 6. About the Simulink Mask Editor Masking blocks is a Simulink feature that allows you to make a customized parameter dialog box for each component in your board library. This section describes the Mask Editor options you use when creating a new library and customizing it for the connectors available on your development board. The Mask Editor has the following tabs: Icon Parameters Initialization Documentation 1 For a complete description of the Simulink features described in this section such as the Mask Editor and model construction commands like get_param, gcb, and set_param see Using Simulink in The MathWorks documentation. Each block has its own parameters specified in the Parameters tab in the Mask Editor. These parameters are initialized using MATLAB commands or a MATLAB script specified in the Initialization tab. Figure 2 shows the development flow using the Mask Editor. 4 Altera Corporation
5 Figure 2. Development Flow Using the Mask Editor Mask Editor Icon Tab Parameters Tab Initialization Tab Documentation Tab MATLAB Initialization Script Icon When you create a block, you can give it an icon that contains descriptive text, state equations, images, or graphics. You make this setting in the Mask Editor s Icon tab. For example, you can photograph the elements on your board (e.g., D/A converters), save them as bitmaps (<filename>.bmp), and display them in your board library. The blocks in Figure 1 on page 3 are photographed bitmap icons. The imread and image commands read the graphics file and display the image, respectively. Figure 3 shows the Icon tab. Figure 3. Icon Tab Altera Corporation 5
6 Parameters You use the Parameters tab to define each block s variables and their parameter prompts. These prompts display in the block s parameter dialog box that appears when you double-click the block. To support your board, you must set up parameters for the board configuration block as well as any connector blocks. Figure 4 shows the Parameters tab. Figure 4. Parameters Tab You can use the board configuration block for the Stratix EP1S25 DSP development board, provided with DSP Builder, as a template when creating your own board configuration block. Modify the template as needed for your own development board. The board configuration block has the parameters and variables shown in Table 1. 6 Altera Corporation
7 Table 1. Parameters for Board Configuration Block Prompt Variable Description Value DSP Board DspBoard Indicate the name of board library. String Library Device Family Family Indicate the device family. Stratix, Cyclone, APEX, Mercury, ACEX, or FLEX Clock Pin In ClockPinIn Indicate the clock source pin to drive the device. Pin_<number> Clock Pin Out (D2A_2_CLK) Clock Pin Out (D2A_1_CLK) Clock1PinOut Clock2PinOut Indicate the clock out pin to drive D/A 2 (D2A_2). Indicate the clock out pin to drive D/A 1 (D2A_1). Clock Pin Out ClockPinOut Indicate the clock out pin to drive other components on board. Pin_<number> Pin_<number> Pin_<number> Global Reset Pin GlobalResetPin Indicate selection of reset pins. Pin_<number> Device Device Indicate the device part number. You can find the device part number format information at dev-format.html JTAGDevice JTAGDevice Indicate the JTAG IDCODE of the device you are targeting. You can find the JTAG IDCODE by looking in the JTAG section of the appropriate device family data sheet The rest of the connectors in your custom board library have the parameters and variables shown in Table 2. Altera Corporation 7
8 Table 2. Parameters for Board Connector Block Prompt Variable Description Value Bus Type sgn Choose the bus number format. Signed Integer, Unsigned Integer, Single Bit, Signed Binary Fractional Node Type nodetype Indicate the type of node. Input Port, Output Port [number of bits].[] bwl Indicate the number of bits to the left of the binary 1-51 point, including the sign bit. This parameter does not apply to single-bit buses. [].[number of bits] bwr Indicate the number of bits to the right of the binary 0-51 point. This parameter only applies to signed binary fractional buses. Saturate sat When this option is turned on, if the output is greater On or Off than the maximum positive or negative value to be represented, the output is forced (or saturated) to the maximum positive or negative value, respectively. When this option is turned off, the most significant bit (MSB) is truncated. This option is not valid for the input port or constant node types. Round rnd When this option is turned on, the output is rounded On or Off away from zero. When this option is turned off, the least significant bit (LSB) is truncated: <int>(input +0.5). This option is not valid for the input port or constant node types. Constant Value cst Indicate the constant value that will be formatted with Double the bus parameter specified. DSP Board DspBoard Indicate name of board library String Library Pin Location LocPin Indicate pin location (MSB -> LSB). Pin_<number> componentid componentid Indicate unique component ID for each connector block. String 8 Altera Corporation
9 Initialization You specify initialization commands in the Initialization tab. These commands define the variables that are associated with the parameters. For board library blocks, the initialization process executes from a MATLAB script when you open Simulink. Create a Custom Board Library on page 11 provides templates for these scripts (myboardprog.m for board configuration blocks and myboard_init.m for board connector block(s)). The Simulink get_param and set_param commands let you inspect and set dialog box parameters and change the dialog box s appearance while the dialog box is open. The gcb command gets the path of the current block. For a masked block to change the contents of its underlying system block and set parameters based on user input, you initialize it as a selfmodifying masked block using the following command: set_param(gcb, MaskSelfModifiable, on ); You can control the visibility of the user-defined parameter controls in the dialog box using the following command: set_param(gcb,'maskvisibilities',{'off','on', off'}); The parameter association is done by position (i.e., the first cell defines the value of the first parameter, the second cell defines the value of the second parameter and so on so forth). Figure 5 shows the Initialization tab. Figure 5. Initialization Tab Altera Corporation 9
10 Documentation You define the mask type, specify the block description, and point to the block s help file in the Documentation tab. The mask type field shows up in the block parameters dialog box for the corresponding block. For the board configuration block, the mask type should be DspBoard AlteraBlockSet. For the board connector blocks, the mask type should be AltBus AlteraBlockSet. 1 The commands, variables, and names in Simulink are casesensitive. The mask description field allows you to provide the user with helpful information about the block usage or parameters. You can also link to an HTML help file for the block (e.g., all of the DSP Builder blocks have help files). If you use the default specified in the template, which uses the GETDOCPATH script, you must place the HTML file in the <path to DSP Builder>\Altlib directory. Alternatively, you can place the HTML file in the same folder as the library model file and reference it using the following command: web([ file:/// which( foo.html )]); Figure 6 shows the Documentation tab. Figure 6. Documentation Tab 10 Altera Corporation
11 Create a Custom Board Library This section describes how to create your own board library, update blocks in the Mask Editor, edit the Altera-provided MATLAB scripts, and include your new library in the Simulink Library Browser. The instructions use the Nios development board, Stratix edition as an example. Hardware & Software Requirements To follow the steps in this section, you must have the following software installed on your system: MATLAB/Simulink Release 12 or 13 DSP Builder version or later 1 The screenshots shown in this document are from Simulink version 5.0 (MATLAB/Simulink Release 13). If you are using another version of the software, some windows will be different, but the same concepts apply. If you want to use the library with a board after creating it, you will need the following additional hardware and software: The Quartus II software version 2.2 or later Nios development board, Stratix edition Walkthrough Design Files The design files for this walkthrough are installed automatically when you install DSP Builder. Figure 7 shows the walkthrough directory structure. You can begin creating the library using the files in the c:\dspbuilder\designexamples\modular_board\walkthrough directory. Alternatively, you can view the completed library in the c:\dspbuilder\designexamples\modular_board\complete directory. Figure 7. Walkthrough Directory Structure c:\dspbuilder\designexamples\modular_board complete Contains the completed files for the Nios development boards.. complete_nios_stratix Contains a library for the components on the Nios develpment board, Stratix edition. complete_nios_apex Contains a library for the components on the Nios develpment board (APEX). walkthrough Contains the files you should use to perform the design walkthrough. Altera Corporation 11
12 Design Walkthrough This section walks you through the steps involved in building a library of blocks targeting the Nios development board, Stratix edition using the files in the c:\dspbuilder esignexamples\modular_board \walkthrough directory. The steps include: 1. Create a New Library Model File 2. Create the Board Configuration Block 3. Create Board Connector Blocks 4. Add the Library to the Simulink Library Browser Instead of creating the library, you can view the Altera-provided libraries in the c:\dspbuilder\designexamples\modular_board\complete directory. Create a New Library Model File The first step when creating a custom library is to create a Model File (.mdl) to hold the board configuration and board connector blocks. Create a model file by performing the following steps: 1. Run the MATLAB software. 2. Change the current working directory to c:\dspbuilder\ designexamples\modular_board\walkthrough directory (e.g., by clicking the browse button next to the Current Directory list box in the MATLAB GUI). 3. Click the + icon next to Simulink in the Launch Pad. 4. Double-click Library Browser. 5. Choose New > Library (File menu) from the Simulink Library Browser. Simulink opens a new library model window. 6. Choose Save (File menu). 7. Save the library as myboard.mdl in the c:\dspbuilder\ designexamples\modular_board\walkthrough directory. 12 Altera Corporation
13 Create the Board Configuration Block In this walkthrough, you use the board configuration block from the Stratix DSP Board EP1S25F780C5 library as a template. Because you are using a template block, you have to break the link between the template block and its library to make it stand alone. To create a board configuration block for your development board, perform the following steps: 1. Click the + icon next to the Stratix DSP Board EP1S25F780C5 library in the Simulink Library Browser to expand it. 2. Drag and drop the Stratix DSP Board 1S25 Configuration block from the Stratix DSP Board EP1S25F780C5 library to your myboard.mdl file. 3. Right-click the Stratix DSP Board 1S25 Configuration block and choose Link Options > Disable Link from the pop-up menu. 4. Right-click the Stratix DSP Board 1S25 Configuration block and choose Link Options > Break Link from the pop-up menu. 5. Double-click the text label on the Stratix DSP Board 1S25 Configuration block. 6. Delete the text label. 7. Type Nios Stratix Board 1S10 Configuration as the new label. 8. Right-click the Nios Stratix Board 1S10 Configuration block and choose Edit Mask from the pop-up menu to open the Mask Editor. It opens to the Icon tab. 9. Change the name of the specified bitmap to stratix_nios_board.bmp in the Drawing commands box as shown in Figure 8. Altera Corporation 13
14 Figure 8. Change Bitmap in Icon Tab 10. Click the Parameters tab. 11. Change the options for the parameters in the Popups box as shown in Figure 9. Use the values provided in Table 3. For details, refer to Parameters on page 6. Table 3. Parameters for Board Nios Stratix 1S10 Configuration Block Prompt DSP Board Library Device Family Clock Pin In Clock Pin Out (D2A_2_CLK) Clock Pin Out (D2A_1_CLK) Clock Pin Out Global Reset Pin Device JTAG Device Pop-Up niosboard1s10 Stratix Pin_K17, Pin_AC17, Any Not applicable Not applicable Pin_AD15, Pin_E15, Any Pin_W5, Pin_W6, Pin_AB2, Pin_AB1, Any EP1S10F1020/780 (0x020010DD) 14 Altera Corporation
15 Figure 9. Change Parameters in Parameter Tab 12. Click the Initialization tab. 13. Change the visibility option for the parameters in the Initialization Commands window as shown below: set_param(gcb, MaskVisibilities,{ off, off, on, off, off, on, on, off, off }); This setting enables the Clock Pin In, Clock Pin Out, and Global Reset Pin options in the block parameters window for the Nios Stratix Configuration block. The rest of the parameters are hidden. 14. Change the MATLAB script, dspboard1s25prog, to niosboard1s10prog as shown in Figure 10. Altera Corporation 15
16 Figure 10. Change Initialization Commands in Initialization Tab 15. Create the niosboard1s10prog.m MATLAB script by updating the Altera-provided template c:\dspbuilder\designexamples \modular_board\walkthrough\myboardprog.m. a. Choose Open (File menu) in the MATLAB window. b. Browse to c:\dspbuilder\designexamples\modular_board \walkthrough. c. Select myboardprog.m and click Open. d. Change the script parameters after the instructions provided in the comment section of the template with the values in Table 4. Table 4. Parameters for niosboard1s10prog.m MATLAB Script Parameter Function Name Library Model Name Device Part Name Value niosboard1s10prog myboard EP1S10F780 e. Choose Save (File menu). f. Save the file as niosboard1s10prog.m. g. Choose Close (File menu). 16 Altera Corporation
17 16. Click the Documentation tab. 17. Change the Mask description to reflect the configuration settings of the Nios development board, Stratix edition by making configuration settings for the following signals: Input Clock (Crystal Oscillator): Pin_K17, Pin_AC17 Output Clock: Pin_AD15, Pin_E Change the Mask help to reflect the corresponding HTML help page for the board, nios_board_stratix.html, using the following command (see Figure 11): web([ file:/// which( nios_board_stratix.html )]); You can edit the file, which is located at c:\dspbuilder\ designexamples\modular_board\walkthrough\nios_board_strati x.html, to include any help information that you want. Figure 11. Change Mask Description & Mask Help in Documentation Tab 19. Click Apply. 20. Click OK to close the Mask Editor. Altera Corporation 17
18 Create Board Connector Blocks In this walkthrough, you use the board connector blocks from the Stratix DSP Board EP1S25F780C5 library as a template. Because you are using a template block, you have to break the link between the template block and its library to make it stand alone. LED0 Connector Block To create a LED0 board connector block for the Nios development board, Stratix edition, you need to follow these steps: 1. Drag and drop the LED0 block from the Stratix DSP Board EP1S25F780C5 library to the myboard.mdl file. 2. Right-click the LED0 connector block. 3. Choose Link Options > Disable Link from the pop-up menu. 4. Right-click the LED0 connector block. 5. Choose Link Options > Break Link. 6. Right-click the LED0 block. 7. Choose Edit Mask to open the Mask Editor. 8. Click the Parameters tab. 9. Click DSP Board Library under Prompt. 10. In the Popups box, change the setting to niosboard1s10 as shown in Figure Altera Corporation
19 Figure 12. Change Parameters for LED0 Connector Block 11. Click the Initialization tab. 12. Change the MATLAB initialization script to niosboard1s10_init and 5 to 1 (this number is the IOComponent variable number). The command should appear as shown in Figure 13. Figure 13. Change Initialization Script for LED0 Connector Block Altera Corporation 19
20 13. Create the niosboard1s10_init.m MATLAB script by updating the Altera-provided template c:\dspbuilder\designexamples \modular_board\walkthrough\myboard_init.m. a. Choose Open (File menu). b. Choose myboard_init.m (File menu) and click Open. c. Change the script parameters after the instructions provided in the comment section of the template with the values in Table 5. Table 5. Parameters for niosboard1s10_init MATLAB Script (LED0 Block) IOComponent number 1 sgn nodetype bwl 1 bwr 0 rnd sat cst 0 LocPin image componentid vis d. Change the function name to niosboard1s10_init. e. Choose Save (File menu). f. Save the file as niosboard1s10_init.m. g. Close the file. Single Bit Output Port off off Pin_H27 led.bmp LED0 1 For details on the parameters, refer to Parameters on page Click the Documentation tab. { off, off, off, off, off, off, off, on, off, off } 20 Altera Corporation
21 15. Change the Mask description to reflect the connector block of the Nios development board, Stratix edition: LED0 Connects to LED0 on the Stratix Nios development board. LOCATION = Pin_H27; 16. Change the Mask help to reflect the corresponding HTML help page for the board, nios_board_stratix.html, using the following command (see Figure 11): web([ file:/// which( nios_board_stratix.html )]); You can edit the file, which is located at c:\dspbuilder\ designexamples\modular_board\walkthrough\nios_board_strati x.html, to include any help information that you want. Figure 14. Change Mask Description & Help for LED0 Connector Block 17. Click Apply. 18. Click OK to close the Mask Editor. Altera Corporation 21
22 Other Board Connector Blocks To create the rest of the connector blocks for the Nios development board, Stratix edition, perform the same steps described in LED0 Connector Block on page 18 for each block. All board connector blocks share the same MATLAB script in the Initialization tab, but each connector block has a unique IOComponent number. Modify the parameters for each connector block in the MATLAB script based on the information in Tables 6 through 8. Additionally, change the mask description in the Documentation tab of each connector block to reflect the corresponding pin-out and board. The completed Stratix Nios Development Board Library is shown in Figure 15. Table 6. Parameters for LED1 through LED7 Blocks Parameter LED1 LED2 LED3 LED4 LED5 LED6 LED7 IOComponent number sgn Single Bit nodetype Output Port bwl 1 bwr 0 sat off rnd off cst 0 LocPin Pin_H28 Pin_L23 Pin_L24 Pin_J25 Pin_J26 Pin_L20 Pin_L19 image led.bmp componentid LED1 LED2 LED3 LED4 LED5 LED6 LED7 vis { off, off, off, off, off, off, off, on, off, off } 22 Altera Corporation
23 Table 7. Parameters for SW0 through SW3 Blocks Parameter SW0 SW1 SW2 SW3 IOComponent number sgn Single Bit nodetype Input Port bwl 1 bwr 0 sat Off rnd Off cst 0 LocPin Pin_W5 Pin_W6 Pin_AB2 Pin_AB1 image switch.bmp componentid SWITCH0 SWITCH1 SWITCH2 SWITCH3 vis { off, off, off, off, off, off, off, on, off, off } Table 8. Parameters for BCD0 & BCD1 Blocks Parameter BCD0 BCD1 IOComponent number sgn nodetype bwl 8 bwr 0 sat rnd cst 0 LocPin Signed Integer Output Port off off Pin_A18,Pin_C18,Pin_D18,Pin_A19,Pin_ B19,Pin_C19,Pin_E19,Pin_D19, 7SegmentDisplay.bmp image componentid 7SegmentDisplay0 7SegmentDisplay1 vis { off, off, off, off, off, off, off, on, off, off } Pin_B18,Pin_B20,Pin_A20,Pin_C20,Pin _A21,Pin_B21,Pin_C21,Pin_D21, Altera Corporation 23
24 Figure 15. Completed Stratix Nios Board EP1S10F780C6ES Library Add the Library to the Simulink Library Browser This section describes how to add your newly created library to the Simulink Library Browser. The c:\dspbuilder\designexamples \modular_board\walkthrough directory contains a template slblock.m MATLAB script. This script defines the block library for the blockset you have just created. You change the parameters in this script to reflect your own board library. 1 The slblock.m script must be located in the same directory as the rest of the files for your custom board library. For this walkthrough, update the slblock.m script by changing the parameters after the description and instructions using values from Table 9. Table 9. Parameters for slblock MATLAB Script Parameter blkstruct.name blkstruct.openfcn Browser(1).Library Browser(1).Name Value [ Stratix Nios Development Board sprintf( \n ) Extras ] myboard myboard Stratix Nios Development Board 24 Altera Corporation
25 1 The slblock.m script must be in the MATLAB system path for the library to appear in the Simulink Library Browser. Refer to the MATLAB path command for more information. The Stratix Nios Board EP1S10F780C6ES Library appears in the Simulink Library Browser as shown in Figure 16. Figure 16. Stratix Nios Board EP1S10F780C6ES Library in Simulink Library Browser You can now include blocks from the new library in a Simulink design as shown in Figure 17. Altera Corporation 25
26 Figure 17. Example Design using Stratix Nios Board EP1S10F780C6ES Library Conclusion References DSP Builder is a powerful tool for verifying systems in hardware. Using this tool, you can target any development board using custom libraries you create using Altera-provided templates. Simulink Dynamic System Simulation for MATLAB. The Mathworks. DSP Builder User Guide. Altera Corporation. San Jose, CA. April Innovation Drive San Jose, CA (408) Applications Hotline: (800) 800-EPLD Literature Services: lit_req@altera.com Copyright 2003 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. All rights reserved. 26 Altera Corporation
DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path
March 2007, Version 6.1 Errata Sheet This document addresses known errata and documentation changes for DSP Builder version 6.1. Errata are functional defects or errors which may cause DSP Builder to deviate
More informationEstimating Nios Resource Usage & Performance
Estimating Nios Resource Usage & Performance in Altera Devices September 2001, ver. 1.0 Application Note 178 Introduction The Excalibur Development Kit, featuring the Nios embedded processor, includes
More informationDSP Builder Release Notes
April 2006, Version 6.0 SP1 Release Notes These release notes for DSP Builder version 6.0 SP1 contain the following information: System Requirements New Features & Enhancements Errata Fixed in This Release
More informationDesign Verification Using the SignalTap II Embedded
Design Verification Using the SignalTap II Embedded Logic Analyzer January 2003, ver. 1.0 Application Note 280 Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera
More informationDSP Development Kit, Stratix II Edition
DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition
More informationFPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
More informationError Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide
Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide 11 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8. Document Version: 2. Document Date: June 28
More informationDDR and DDR2 SDRAM Controller Compiler User Guide
DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera
More informationActive Serial Memory Interface
Active Serial Memory Interface October 2002, Version 1.0 Data Sheet Introduction Altera Cyclone TM devices can be configured in active serial configuration mode. This mode reads a configuration bitstream
More informationaltshift_taps Megafunction User Guide
altshift_taps Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 1.0 Document Date: September 2004 Copyright 2004 Altera Corporation. All rights
More informationCORDIC Reference Design. Introduction. Background
CORDIC Reference Design June 2005, ver. 1.4 Application Note 263 Introduction The co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian
More informationIntroduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow
FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow February 2002, ver. 2.0 Application Note 171 Introduction To maximize the benefits of the LogicLock TM block-based design methodology in the
More informationDSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide
DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-08743-04 Development Kit Version: 1.3.0
More informationUsing Verplex Conformal LEC for Formal Verification of Design Functionality
Using Verplex Conformal LEC for Formal Verification of Design Functionality January 2003, ver. 1.0 Application Note 296 Introduction The Altera Quartus II software, version 2.2, easily interfaces with
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler May 2006, Compiler Version 3.3.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1.
More informationDebugging Nios II Systems with the SignalTap II Logic Analyzer
Debugging Nios II Systems with the SignalTap II Logic Analyzer May 2007, ver. 1.0 Application Note 446 Introduction As FPGA system designs become more sophisticated and system focused, with increasing
More informationDSP Builder User Guide
DSP Builder User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 7.2 SP1 Document Date: December 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The
More informationSimple Excalibur System
Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on
More informationByteBlaster II Parallel Port Download Cable
ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,
More informationByteBlaster II Download Cable User Guide
ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright
More informationTable 1 shows the issues that affect the FIR Compiler v7.1.
May 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the Altera, v7.1. Errata are functional defects or errors, which may cause an Altera MegaCore function
More informationNios II Embedded Design Suite 7.1 Release Notes
Nios II Embedded Design Suite 7.1 Release Notes May 2007, Version 7.1 Release Notes This document contains release notes for the Nios II Embedded Design Suite (EDS) version 7.1. Table of Contents: New
More informationSimulating Nios II Embedded Processor Designs
Simulating Nios II Embedded Processor Designs May 2004, ver.1.0 Application Note 351 Introduction The increasing pressure to deliver robust products to market in a timely manner has amplified the importance
More informationNios II Embedded Design Suite 6.1 Release Notes
December 2006, Version 6.1 Release Notes This document lists the release notes for the Nios II Embedded Design Suite (EDS) version 6.1. Table of Contents: New Features & Enhancements...2 Device & Host
More informationExcalibur Solutions DPRAM Reference Design
Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and
More informationPractical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim
Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Ray Duran Staff Design Specialist FAE, Altera Corporation 408-544-7937
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler march 2007, Compiler Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 7.0.
More informationFFT MegaCore Function User Guide
FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 11.0 Document Date: May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The
More informationSimultaneous Multi-Mastering with the Avalon Bus
Simultaneous Multi-Mastering with the Avalon Bus April 2002, ver. 1.1 Application Note 184 Introduction The Excalibur Development Kit, featuring the Nios embedded processor version 2.1 supports an enhanced
More informationSystem Debugging Tools Overview
9 QII53027 Subscribe About Altera System Debugging Tools The Altera system debugging tools help you verify your FPGA designs. As your product requirements continue to increase in complexity, the time you
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler August 2007, Compiler Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version
More informationDSP Development Kit, Stratix II Edition Getting Started User Guide
DSP Development Kit, Stratix II Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36008-00 Document Version: 6.0.1 Document Date: August 2006
More informationHigh Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example User Guide
High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example Updated for Intel Quartus Prime Design Suite: 18.1.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. High Bandwidth
More informationUTOPIA Level 2 Slave MegaCore Function
UTOPIA Level 2 Slave MegaCore Function October 2005, Version 2.5.0 Release Notes These release notes for the UTOPIA Level 2 Slave MegaCore function contain the following information: System Requirements
More informationZBT SRAM Controller Reference Design
ZBT SRAM Controller Reference Design for APEX II Devices December 2001, ver. 1.0 Application Note 183 Introduction As communication systems require more low-latency, high-bandwidth interfaces for peripheral
More informationUsing the Nios Development Board Configuration Controller Reference Designs
Using the Nios Development Board Controller Reference Designs July 2006 - ver 1.1 Application Note 346 Introduction Many modern embedded systems utilize flash memory to store processor configuration information
More informationTable 1 shows the issues that affect the FIR Compiler, v6.1. Table 1. FIR Compiler, v6.1 Issues.
December 2006, Version 6.1 Errata Sheet This document addresses known errata and documentation issues for the Altera FIR Compiler, v6.1. Errata are functional defects or errors, which may cause an Altera
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System
More informationSimulating the PCI MegaCore Function Behavioral Models
Simulating the PCI MegaCore Function Behavioral Models August 2001, ver. 1.0 Application Note 169 Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera,
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System
More information2.5G Reed-Solomon II MegaCore Function Reference Design
2.5G Reed-Solomon II MegaCore Function Reference Design AN-642-1.0 Application Note The Altera 2.5G Reed-Solomon (RS) II MegaCore function reference design demonstrates a basic application of the Reed-Solomon
More informationSystem-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
More informationUsing MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX 3000A Devices as a Microcontroller I/O Expander August 2003, Ver 1.0 Application Note 265 Introduction Advantages of Using MAX 3000A Devices Many microcontrollers and microprocessors limit I/O
More informationlpm_compare Megafunction User Guide
lpm_compare Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 2.2 Software Version: 7.0 Document Date: March 2007 Copyright 2007 Altera Corporation.
More informationExercise 1 In this exercise you will review the DSSS modem design using the Quartus II software.
White Paper DSSS Modem Lab Background The direct sequence spread spectrum (DSSS) digital modem reference design is a hardware design that has been optimized for the Altera APEX DSP development board (starter
More informationFigure 1. Device Package Ordering Information for Stratix, Stratix GX, Cyclone, APEX 20KC, APEX II, Mercury & Excalibur Devices EP1S 25 F 780 C 5 N
April 2003, ver. 15 Altera Devices Figures 1 and 2 explain the ordering codes for Altera devices. Devices that have multiple pin counts for the same package include the pin count in their ordering codes.
More informationQuartus II Introduction Using Verilog Designs. 1 Introduction. For Quartus II 12.0
Quartus II Introduction Using Verilog Designs For Quartus II 12.0 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD flow for
More informationNios Embedded Processor UART Peripheral
Nios Embedded Processor UART Peripheral March 2001, ver. 1.1 Data Sheet General Description The Nios universal asynchronous receiver/transmitter UART implements simple RS-232 asynchronous transmit and
More informationMasterBlaster Serial/USB Communications Cable User Guide
MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright
More informationUsing the Serial FlashLoader With the Quartus II Software
Using the Serial FlashLoader With the Quartus II Software July 2006, ver. 3.0 Application Note 370 Introduction Using the Joint Test Action Group () interface, the Altera Serial FlashLoader (SFL) is the
More informationUsing MAX II & MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander March 2004, ver 2.0 Application Note 265 Introduction Advantages of Using MAX II & MAX 3000A Devices Many microcontroller and microprocessors
More informationPOS-PHY Level 4 MegaCore Function
POS-PHY Level 4 MegaCore Function November 2004, MegaCore Version 2.2.2 Errata Sheet Introduction This document addresses known errata and documentation changes for version v2.2.2 of the POS-PHY Level
More informationNios Soft Core Embedded Processor
Nios Soft Core Embedded Processor June 2000, ver. 1 Data Sheet Features... Preliminary Information Part of Altera s Excalibur TM embedded processor solutions, the Nios TM soft core embedded processor is
More informationCyclone II FPGA Family
ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.
More informationUniversity Program 3 Kit
University Program 3 Kit VLSI Tutorial : LEDs & Push Buttons Version 02.00 System Level Solutions Inc. (USA) 14702 White Cloud Ct. Morgan Hill, CA 95037 2 System Level Solutions Copyright 2003-2005 System
More informationMatrices in MAX II & MAX 3000A Devices
Crosspoint Switch Matrices in MAX II & MAX 3000A Devices March 200, ver. 2.0 Application Note 29 Introduction With a high level of flexibility, performance, and programmability, you can use crosspoint
More informationEdge Detection Using SOPC Builder & DSP Builder Tool Flow
Edge Detection Using SOPC Builder & DSP Builder Tool Flow May 2005, ver. 1.0 Application Note 377 Introduction Video and image processing applications are typically very computationally intensive. Given
More informationSignalTap II with Verilog Designs. 1 Introduction. For Quartus II 13.1
SignalTap II with Verilog Designs For Quartus II 13.1 1 Introduction This tutorial explains how to use the SignalTap II feature within Altera s Quartus II software. The SignalTap II Embedded Logic Analyzer
More informationFFT/IFFT Block Floating Point Scaling
FFT/IFFT Block Floating Point Scaling October 2005, ver. 1.0 Application Note 404 Introduction The Altera FFT MegaCore function uses block-floating-point (BFP) arithmetic internally to perform calculations.
More informationPCI Express Compiler. System Requirements. New Features & Enhancements
April 2006, Compiler Version 2.1.0 Release Notes These release notes for the PCI Express Compiler version 2.1.0 contain the following information: System Requirements New Features & Enhancements Errata
More informationWhite Paper. Floating-Point FFT Processor (IEEE 754 Single Precision) Radix 2 Core. Introduction. Parameters & Ports
White Paper Introduction Floating-Point FFT Processor (IEEE 754 Single Precision) Radix 2 Core The floating-point fast fourier transform (FFT) processor calculates FFTs with IEEE 754 single precision (1
More informationUSB BitJetLite Download Cable
USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All
More informationSimulating the Reed-Solomon Model
July 2000, ver. 1 Simulating the Reed-Solomon Model with the Visual IP Software User Guide Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera, and
More informationSimulating the PCI MegaCore Function Behavioral Models
Simulating the PCI MegaCore Function Behavioral Models February 2003, ver. 1.2 Application Note 169 Introduction Altera intellectual property (IP) MegaCore functions are developed and pre-tested by Altera,
More informationDisassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application.
Nios II Debug Client This tutorial presents an introduction to the Nios II Debug Client, which is used to compile, assemble, download and debug programs for Altera s Nios II processor. This tutorial presents
More informationLegacy SDRAM Controller with Avalon Interface
Legacy SDRAM Controller with Avalon Interface January 2003, Version 1.0 Data Sheet Introduction PTF Assignments SDRAM is commonly used in cost-sensitive applications requiring large amounts of memory.
More informationUsing MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information
Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights
More informationRLDRAM II Controller MegaCore Function
RLDRAM II Controller MegaCore Function November 2006, MegaCore Version 1.0.0 Errata Sheet This document addresses known errata and documentation issues for the RLDRAM II Controller MegaCore function version
More informationStratix II FPGA Family
October 2008, ver. 2.1 Errata Sheet Introduction This errata sheet provides updated information on Stratix II devices. This document addresses known device issues and includes methods to work around the
More informationImplementing LED Drivers in MAX Devices
Implementing LE rivers in MAX evices ecember 2002, ver. 1.0 Application Note 286 Introduction Commercial LE river Chips iscrete light-emitting diode (LE) driver chips are common on many system boards.
More informationDecember 2002, ver. 1.3 Application Note 191. Six individual interrupts Six-bit priority scheme Five-bit priority scheme plus one individual interrupt
Excalibur Solutions Using the Interrupt Controller December 22, ver..3 Application Note 9 Introduction This document describes the operation of the interrupt controller for the Excalibur devices, particularly
More informationFFT MegaCore Function User Guide
FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved. Altera,
More informationAN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current
AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current January 2009 AN-547-10 Introduction To save power, the MAX II CPLD can be completely powered down into hibernation mode
More informationAN 549: Managing Designs with Multiple FPGAs
AN 549: Managing Designs with Multiple FPGAs October 2008 AN-549-1.0 Introduction Managing designs that incorporate multiple FPGAs raises new challenges that are unique compared to designs using only one
More information16. Design Debugging Using In-System Sources and Probes
June 2012 QII53021-12.0.0 16. Design Debugging Using In-System Sources and Probes QII53021-12.0.0 This chapter provides detailed instructions about how to use the In-System Sources and Probes Editor and
More informationDesign Tools for 100,000 Gate Programmable Logic Devices
esign Tools for 100,000 Gate Programmable Logic evices March 1996, ver. 1 Product Information Bulletin 22 Introduction The capacity of programmable logic devices (PLs) has risen dramatically to meet the
More information24K FFT for 3GPP LTE RACH Detection
24K FFT for GPP LTE RACH Detection ovember 2008, version 1.0 Application ote 515 Introduction In GPP Long Term Evolution (LTE), the user equipment (UE) transmits a random access channel (RACH) on the uplink
More informationInterlaken IP Core (2nd Generation) Design Example User Guide
Interlaken IP Core (2nd Generation) Design Example User Guide UG-20051 2017.09.19 Subscribe Send Feedback Contents Contents 1 Quick Start Guide... 3 1.1 Directory Structure... 4 1.2 Design Components...
More informationaltmult_accum Megafunction User Guide
altmult_accum Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 3.2 Software Version: 7.0 Document Date: March 2007 Copyright 2007 Altera Corporation.
More informationSimulating the ASMI Block in Your Design
2015.08.03 AN-720 Subscribe Supported Devices Overview You can simulate the ASMI block in your design for the following devices: Arria V, Arria V GZ, Arria 10 Cyclone V Stratix V In the Quartus II software,
More informationStratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)
January 2007, ver. 3.1 Errata Sheet This errata sheet provides updated information on Stratix devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows
More informationlpm_mult Megafunction User Guide
lpm_mult Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 7.0 Document Version: 2.2 Document Date: March 2007 Copyright 2006 Altera Corporation.
More informationVideo and Image Processing Suite
Video and Image Processing Suite December 2006, Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationlpm_rom Megafunction User Guide
lpm_rom Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 4.2 Document Version: 1.0 Document Date: March 2005 Copyright 2005 Altera Corporation.
More informationUsing VCS with the Quartus II Software
Using VCS with the Quartus II Sotware December 2002, ver. 1.0 Application Note 239 Introduction As the design complexity o FPGAs continues to rise, veriication engineers are inding it increasingly diicult
More informationIntel Stratix 10 External Memory Interfaces IP Design Example User Guide
Intel Stratix 10 External Memory Interfaces IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More informationWhite Paper Configuring the MicroBlaster Passive Serial Software Driver
White Paper Configuring the MicroBlaster Passive Serial Software Driver Introduction The MicroBlaster TM software driver is designed to configure Altera programmable logic devices (PLDs) through the ByteBlasterMV
More informationSimulating Visual IP Models with the NC-Verilog, Verilog-XL, VCS, or ModelSim (UNIX) Simulators
White Paper Simulating Visual IP Models with the NC-Verilog, Verilog-XL, VCS, or ModelSim (UNIX) Simulators You can use the Visual IP software from Innoveda with Altera-provided models to simulate Altera
More informationWhite Paper Using the MAX II altufm Megafunction I 2 C Interface
White Paper Using the MAX II altufm Megafunction I 2 C Interface Introduction Inter-Integrated Circuit (I 2 C) is a bidirectional two-wire interface protocol, requiring only two bus lines; a serial data/address
More informationVideo Input Daughter Card Reference Manual
Video Input Daughter Card Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version 1.0 Document Date November 2006 Copyright 2006 Altera Corporation.
More informationFloating Point Inverse (ALTFP_INV) Megafunction User Guide
Floating Point Inverse (ALTFP_INV) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.0 Document Date: October 2008 Copyright 2008 Altera Corporation. All
More informationSERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide
SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.1 Document Version: 4.0 Document Date: November 2008 UG-MF9504-4.0
More informationToolflow for ARM-Based Embedded Processor PLDs
Toolflow for ARM-Based Embedded Processor PLDs December 2000, ver. 1 Application Note Introduction The Excalibur embedded processor devices achieve a new level of system integration from the inclusion
More informationIntel Stratix 10 Low Latency 40G Ethernet Design Example User Guide
Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Quick Start Guide...
More informationIntel Cyclone 10 External Memory Interfaces IP Design Example User Guide
Intel Cyclone 10 External Memory Interfaces IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More informationApril 2002, Version 1.1. Component. PTF File. Component. Component GUI Wizards. Generation. System PTF file Files and Libraries.
SOPC Builder April 2002, Version 1.1 Data Sheet Introduction SOPC Builder is a tool for composing bus-based systems out of library components such as CPUs, memory interfaces, and peripherals. SOPC Builder
More informationDSP Builder. Quartus II & MATLAB/Simulink Interface. User Guide September 2001, v0.02 Pre-Release
DSP Builder Quartus II & MATLAB/Simulink Interface User Guide September 2001, v0.02 Pre-Release 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com A-UG-DSPBUILDER-0.02 DSP Builder
More informationEdge Detection Reference Design
Edge Detection Reference Design October 2004, ver. 1.0 Application Note 364 Introduction Video and image processing typically require very high computational power. Given the increasing processing demands,
More informationNios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408)
Nios Soft Core Development Board User s Guide Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Nios Soft Core Development Board User s Guide Version 1.1 August
More informationColor Space Converter
Color Space Converter MegaCore Function User Guide April 2001 Core Version 2.0.0 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com A-UG-CSCONVERTER-1.0 Color Space Converter
More information