Using SOPC Builder. with Excalibur Devices Tutorial. 101 Innovation Drive San Jose, CA (408)

Size: px
Start display at page:

Download "Using SOPC Builder. with Excalibur Devices Tutorial. 101 Innovation Drive San Jose, CA (408)"

Transcription

1 Using SOPC Builder with Excalibur Devices Tutorial 101 Innovation Drive San Jose, CA (408) Document Version: 1.0 Document Date: July 2002

2 Copyright Excalibur Devices Using SOPC Builder Tutorial Copyright 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, mask work rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. ii TU-SOPCTTRL1.0 Altera Corporation

3 About this Document This tutorial introduces you to the Altera SOPC Builder. It shows you how to use the Quartus II software to create and build your own SOPC Builder minimal_arm system module that interfaces with the EPXA10 development board. Table 1 shows the tutorial revision history. f Refer to the SOPC Builder readme file (sopc_builder_readme) for latebreaking information that is not available in this tutorial. Table 1. Tutorial Revision History Date July 2002 Description Tutorial showing the steps to create the minimal_arm system module using SOPC Builder How to Find Information The Adobe Acrobat Find feature allows you to search the contents of a PDF file. Click the binoculars toolbar icon to open the Find dialog box. Bookmarks serve as an additional table of contents. Thumbnail icons, which provide miniature previews of each page, provide a link to the pages. Numerous links, shown in green text, allow you to jump to related information. Altera Corporation iii

4 About this Document Excalibur Devices SOPC Builder Tutorial How to Contact Altera For the most up-to-date information about Altera products, go to the Altera world-wide web site at For technical support on this product, go to For additional information about Altera products, consult the sources shown in Table 2. Table 2. How to Contact Altera Information Type USA & Canada All Other Locations Technical support (800) 800-EPLD (3753) (7:00 a.m. to 5:00 p.m. Pacific Time) Note: (1) You can also contact your local Altera sales office or sales representative. (408) (1) (7:00 a.m. to 5:00 p.m. Pacific Time) Product literature Altera literature services (1) (1) Non-technical customer service (800) (408) (7:30 a.m. to 5:30 p.m. Pacific Time) FTP site ftp.altera.com ftp.altera.com iv Altera Corporation

5 Excalibur Devices SOPC Builder Tutorial About this Document Typographic Conventions The Using SOPC Builder with Excalibur Devices Tutorial uses the typographic conventions shown in Table 3. Table 3. Conventions Visual Cue Bold Type with Initial Capital Letters bold type Italic Type with Initial Capital Letters Meaning Command names, dialog box titles, checkbox options, and dialog box options are shown in bold, initial capital letters. Example: Save As dialog box. External timing parameters, directory names, project names, disk drive names, filenames, filename extensions, and software utility names are shown in bold type. Examples: f MAX, \qdesigns directory, d: drive, chiptrip.gdf file. Document titles are shown in italic type with initial capital letters. Example: AN 75: High-Speed Board Design. Italic type Internal timing parameters and variables are shown in italic type. Examples: t PIA, n + 1. Variable names are enclosed in angle brackets (< >) and shown in italic type. Example: <file name>, <project name>.pof file. Initial Capital Letters Subheading Title Courier type Keyboard keys and menu names are shown with initial capital letters. Examples: Delete key, the Options menu. References to sections within a document and titles of on-line help topics are shown in quotation marks. Example: Typographic Conventions. Signal and port names are shown in lowercase Courier type. Examples: data1, tdi, input. Active-low signals are denoted by suffix n, e.g., resetn. Anything that must be typed exactly as it appears is shown in Courier type. For example: c:\qdesigns\tutorial\chiptrip.gdf. Also, sections of an actual file, such as a Report File, references to parts of files (e.g., the AHDL keyword SUBDESIGN), as well as logic function names (e.g., TRI) are shown in Courier. 1., 2., 3., and a., b., c.,... Numbered steps are used in a list of items when the sequence of the items is important, such as the steps listed in a procedure. Bullets are used in a list of items when the sequence of the items is not important. v The checkmark indicates a procedure that consists of one step only. 1 The hand points to information that requires special attention. r The angled arrow indicates you should press the Enter key. f The feet direct you to more information on a particular topic. Altera Corporation v

6

7 Contents About this Document... iii How to Find Information... iii How to Contact Altera... iv Typographic Conventions...v Tutorial Overview...9 Introduction...9 Hardware & Software Requirements...10 Tutorial Files...10 More Information...11 Design Entry...11 Create a Quartus II Project...11 Start the Quartus II Software...11 Create a Project...11 Create an Excalibur System Module...15 Create a New.bdf...16 Start SOPC Builder...17 Add CPU & Peripherals...20 Excalibur Device...21 AHB To Avalon Bridge...25 Output PIO...26 Set the Clock Rate...27 Specify Base Addresses...28 Set the Excalibur Device...29 Generate minimal_arm System & Add It to the Design...29 Add the Symbol to the.bdf...31 Add Pins & Primitives...33 Name the Pins...35 Make the Final Connections...37 Compilation...39 Create Compiler Settings...39 View the Compiler General Settings...40 Specify the Device Family & Device...40 Altera Corporation vii

8 Contents Excalibur Devices Using SOPC Builder Tutorial Assign Signals to Device Pins...42 Reassign Pins...43 Specify Device, Programming & EDA Tool Settings...44 Reserve Unused Pins...44 Verify EDA Tool Settings...47 Compile the Design...48 Programming...51 Software Build...51 Verify ADS Standard Tools...53 Select Software Build Settings...54 Download Executable Files to the Excalibur Device Board...57 Next Steps...58 viii Altera Corporation

9 Tutorial Overview Introduction This tutorial introduces you to the Excalibur devices used with the SOPC Builder. It shows you how to use SOPC Builder and the Quartus II software to create and process your own Excalibur device system module design that interfaces with components provided on the EPXA10 development board. 1 Tutorial Overview This tutorial assumes you have read the following documents: AN Excalibur Solutions Hello_world.c EPXA10 Development Kit Getting Started User Guide This tutorial is for SOPC Builder novices or users who are new to using embedded systems in PLDs. The tutorial guides you through the steps necessary to create, build the software and simulate an Excalibur hardware design system module, called minimal_arm, and download it into the EPXA10 development board. This simple, single-master system module has an Excalibur device processor and associated advanced microprocessor bus architecture (AMBA) hardware bus (AHB) system peripherals and interconnections. After you create the minimal_arm_system design and connect to external pins, you can download it to the Altera Excalibur device on the EPXA10 development board. The external physical pins on the Excalibur device are in turn connected to other hardware components on the EPXA10 development board, allowing the ARM-based Excalibur Stripe to interface with SDRAM, flash memory, LEDs, switches, and buttons. This tutorial is divided into the following three sections: Design Entry on page 11 teaches you how to create the Excalibur device system module in a block design file (.bdf) using the MegaWizard Plug-In Manager and the SOPC Builder. Compilation on page 39 teaches you how to compile the SOPC Builder design using compiler settings, pin assignments, and EDA tool settings to control compilation processing. Programming on page 51 teaches you how to use the Quartus II software to add the software files needed for the minimal_arm project, set the software build settings and select the links for Altera Corporation 9

10 Excalibur Devices Using SOPC Builder Tutorial Tutorial Overview simulating the project. This section also teaches you how to download the hardware and software image file to the device on the EPXA10 development board. Hardware & Software Requirements This tutorial requires the following hardware and software: A PC running the Windows NT or 2000 operating system ARM Development Suite (ADS) software development tool with license ModelSim Altera Edition version 5.6a or higher Quartus II software version 2.0 or higher A EPXA10 development board, set up as described in the EXPA10 Development Kit Getting Started User Guide The ByteBlasterMV TM driver, installed as described in the Quartus II Installation & Licensing for PCs manual 1 When you install SOPC Builder, the installation program also installs the LeonardoSpectrum TM software. SOPC Builder uses LeonardoSpectrum software when synthesizing a system module. You can request a free license file for this software on the license Altera web site at Your license file also contains a license for the Quartus II software. Tutorial Files This tutorial assumes that you create and save your files in a working directory on the c: drive on your computer. If your working directory is on another drive, substitute the appropriate drive name. SOPC Builder software installation creates the directories shown in Table 1 in the \altera\excalibur\sopc_builder_2_5 directory by default: Table 1. Directory Structure bin Directory Name components documents examples Description Contains the SOPC Builder executable files used to create a system module. Contains all of the SOPC Builder peripheral components. Each peripheral has its own subdirectory with a class.ptf file that describes the component. Contains documentation for the SOPC Builder software. Contains subdirectories of SOPC Builder sample designs, including the minimal_arm project on which the minimal_arm design is based. 10 Altera Corporation

11 Tutorial Overview Excalibur Devices Using SOPC Builder Tutorial More Information tutorials Contains the files that you can use with the SOPC Builder version 2.51 tutorials. The directory for this tutorial document is sopc_arm_tutorial. SOPC Builder includes the Excalibur device, which supports features such as AHB. For more Excalibur-related and SOPC builder information see the documents available at altera.com/literature/litindex.html. 1 Tutorial Overview Altera Corporation 11

12

13 Design Entry The following tutorial sections guide you through the steps required to create the Excalibur device system module project that includes how to create a top-level block-level diagram (.bdf) containing the Excalibur device system module. You will create and instantiate the Excalibur device system module using the SOPC Builder. 1 The instructions in this section assume that you are familiar with the Quartus II software interface, specifically the toolbars. Refer to the Quartus II Help for information that is not included in the tutorial. 2 Design Entry Create a Quartus II Project Start the Quartus II Software In this section, you start the Quartus II software and begin creating your project. v Choose Start > Programs > Altera > Quartus II <version> (Windows Start menu) to start the Quartus II software. Create a Project Before you begin, you must create a new Quartus II project. With the New Project wizard, you specify the working directory for the project, assign the project name, and designate the name of the top-level design entity. To create a new project, perform the following steps: 1. Choose New Project Wizard (File menu). 2. Click Next in the introduction (the introduction does not display if you turned it off previously). 3. Specify the working directory for your project. This tutorial uses the directory c:\altera\excalibur\sopc_builder_2_5\tutorials\ sopc_arm_tutorial. Altera Corporation 11

14 Design Entry Excalibur Devices Using SOPC Builder Tutorial 4. Specify the name of the project and the top-level design entity on New Project Wizard: Directory Name and Top-level Entity [page 1 of 6]. This tutorial uses the project name mini_arm. See Figure 1. Figure 1. Specify the Project Name & Directory 5. Click Next when completed. The New Project Wizard: Add Files [page 2 of 6] displays. See Figure 2. Figure 2. Add Files [page 2 of 6] 6. Click Next to accept the default settings. 12 Altera Corporation

15 Excalibur Devices Using SOPC Builder Tutorial Design Entry The New Project Wizard: EDA Tool Settings [page 3 of 6] displays. See Figure 3. Figure 3. EDA Tool Settings [page 3 of 6] 2 Design Entry 7. Click Next to accept the default settings for Leonardo Spectrum Altera [Level 1]. The New Project Wizard: Device Family [page 4 of 6] displays. See Figure Choose Excalibur ARM from the drop-down list. 9. Select Yes to assign a specific device. Figure 4. Device Family [page 4 of 6] Altera Corporation 13

16 Design Entry Excalibur Devices Using SOPC Builder Tutorial The New Project Wizard: Select a Target Device [page 5 of 6] displays. 10. Choose EPXA10F1020C1 from the Available devices list. See Figure Under Filters, specify the following options (see Figure 5): Package: Any Pin count: 1020 Speed grade: Any Figure 5. Select a Target Device 12. Click Next. 14 Altera Corporation

17 Excalibur Devices Using SOPC Builder Tutorial Design Entry A summary of project decisions you made displays. See Figure 6. Figure 6. New Project Wizard Summary 2 Design Entry 13. Click Finish. You have finished creating your new mini_arm Quartus II project. Create an Excalibur System Module This section describes how to create the top-level block design file (.bdf) that contains a Excalibur device system module. After creating a design file, you use the SOPC Builder to create the Excalibur device, configure system peripherals, and connect these elements to make a Excalibur device system module. Next, you connect the Excalibur device system module ports to the Excalibur device pins that are connected to hardware components on the EPXA10 development board. This section includes the following steps: 1. Create a New.bdf on page Start SOPC Builder on page Add CPU & Peripherals on page Generate minimal_arm System & Add It to the Design on page Add the Symbol to the.bdf on page 31. Altera Corporation 15

18 Design Entry Excalibur Devices Using SOPC Builder Tutorial 6. Add Pins & Primitives on page Name the Pins on page Make the Final Connections on page 37. Create a New.bdf In this step you create a new.bdf called minimal_arm.bdf. This file is the top-level design entity of the minimal_arm project. To create a new.bdf, follow these steps: 1. Choose New (File menu). The Device Design Files tab of the New dialog box appears automatically. 2. In the Device Design Files tab, choose Block Diagram/Schematic File (Figure 7). Figure 7. Creating a New.bdf 3. Click OK. A new Block Editor window appears. 4. Choose Save As (File menu). 5. The Save As dialog box automatically displays the project directory c:\altera\excalibur\sopc_builder_2_5\tutorials\ sopc_arm_tutorial. You will save the file into this directory. 6. Make sure Add file to current project is turned on. 16 Altera Corporation

19 Excalibur Devices Using SOPC Builder Tutorial Design Entry 7. In the File name box, type mini_arm as the name of the.bdf, if necessary. 8. Click Save. The file is saved and added to the project. Leave the.bdf open. Start SOPC Builder SOPC Builder is a wizard that guides you through the process of creating a system module or a more general multi-master SOPC module. A complete system module contains a master and its associated system peripherals. SOPC Builder helps you easily specify options for the system module. The wizard prompts you for the values you want to set for parameters and which optional ports and peripherals you want to use. Once the wizard generates the system module, you can instantiate it in the design file. 2 Design Entry Follow these steps to start SOPC Builder: 1. Double-click an empty space in the Block Editor window. The Symbol dialog box appears. See Figure 8. Figure 8. Symbol Dialog Box Click MegaWizard Plug-In Manager 2. Click MegaWizard Plug-In Manager. The first page of the MegaWizard Plug-In Manager is displayed. See Figure 9. Altera Corporation 17

20 Design Entry Excalibur Devices Using SOPC Builder Tutorial Figure 9. MegaWizard Plug-In Manager 2. Select Create a new custom megafunction variation under Which action do you want to perform? 3. Click Next. MegaWizard Plug-In Manager page 2a appears. See Figure 10. Figure 10. MegaWizard Plug-In Manager Page 2a 4. In the Available Megafunctions list, select Altera SOPC Builder Specify the following responses to the remaining wizard options: Which type of output file do you want to create? Verilog HDL 18 Altera Corporation

21 Excalibur Devices Using SOPC Builder Tutorial Design Entry What name do you want for the output file? c:\altera\excalibur\sopc_builder_2_5\tutorials\ sopc_arm_tutorial\minimal_arm_system 6. Click Next. The Altera SOPC Builder appears as shown in Figure 11. Figure 11. SOPC Builder 2 Design Entry Next, the System Contents Page displays. See Figure 12. To build your system, you add the components from the left panel (system builder pool) to the system table to create your system module. Figure 12. SOPC Builder System Contents Page Altera Corporation 19

22 Design Entry Excalibur Devices Using SOPC Builder Tutorial Add CPU & Peripherals The system peripherals allow the Excalibur device to connect and communicate with internal logic in the Excalibur device, or external hardware on the EPXA10 development board. Use the SOPC Builder to specify the name, type, memory map addresses, and interrupts of the system peripherals for your system module. 1 The following instructions ensure that the mini_arm design functions correctly on the EPXA10 development board, and allow you to run the software examples provided in your project s software development kit (SDK) directory. f See EPXA10 Development Board Hardware Reference Manual for more information about the Excalibur device board components. You will add the following modules to the SOPC Builder: Excalibur Device AHB To Avalon Bridge Output PIO Figure 13 shows the SOPC Builder system table with the modules that you will add in the upcoming sections of this tutorial for the minimal_arm system. Figure 13. SOPC Builder System Table Selections made from system builder pool Select from system builder pool 20 Altera Corporation

23 Excalibur Devices Using SOPC Builder Tutorial Design Entry Excalibur Device To add the Excalibur device, perform the following steps: 1. Choose Excalibur device under AHB Modules. 2. Click Add. The Excalibur wizard displays. 3. Specify the following options (see Figure 14): Excalibur family: Excalibur_ARM Available device: EPXA10 Do you want to Boot from flash?: turn on Byte order: Little endian UART: turn on 4. Click Next. 2 Design Entry Figure 14. Excalibur MegaWizard Page 1: Select & Configure the Excalibur Device Altera Corporation 21

24 Design Entry Excalibur Devices Using SOPC Builder Tutorial 5. Specify the following options (see Figure 15): Do you want to use the STRIPE-TO-PLD bridge?: Turn on Do you want to use the PLD-TO-STRIPE bridge?: Turn off Do you want to use the STRIPE-TO-PLD interrupt sources?: Turn off Do you want to use the PLD-TO-STRIPE interrupt sources?: Turn off Do you want to use processor debug extensions?: Turn off 6. Click Next. Figure 15. Excalibur MegaWizard Page 2: Specify Bridge Use and Interrupt 22 Altera Corporation

25 Excalibur Devices Using SOPC Builder Tutorial Design Entry 7. Specify the following options (see Figure 16): Type External clock reference: 50.0 MHz Bypass PLL1: turn on Select AHB1 frequency: MHz Select AHB2 frequency: MHz 8. Click Next. Figure 16. Excalibur MegaWizard Page 3: Configure PLLs and Clock Frequency 2 Design Entry Altera Corporation 23

26 Design Entry Excalibur Devices Using SOPC Builder Tutorial 9. Click Next to use the default settings (see Figure 17). Figure 17. Excalibur MegaWizard Page 4: Specify PLD Memory Settings The MegaWizard Plug-In Manager - Excalibur [Page 5 of 5] - Summary displays all the wizard-created files based on the decisions you made for the Excalibur Device (see Figure 18). Figure 18. Excalibur MegaWizard Directory Files Summary 24 Altera Corporation

27 Excalibur Devices Using SOPC Builder Tutorial Design Entry 10. Click Finish. This returns you to the Altera SOPC Builder minimal_arm_system window. The Excalibur device is added to your system as shown in Figure 19. Figure 19. SOPC Builder with Excalibur Device 2 Design Entry AHB To Avalon Bridge For the Excalibur device to communicate with Avalon peripherals in the PLD portion of the EPXA10 development board, you must add a bridge between the AHB master from the Excalibur device and the Avalon Peripherals. To add and rename the AHB To Avalon Bridge, ahb_avalon_bridge, perform the following steps: 1. Choose Bridges under AHB To Avalon Bridge and click Add. 2. Right-click ahb_avalon_bridge_0 under Module Name. 3. Choose Rename from the pop-up menu. 4. Rename ahb_avalon_bridge_0 as ahb_avalon_bridge. Press Enter when you are finished typing the new name to save your setting. Altera Corporation 25

28 Design Entry Excalibur Devices Using SOPC Builder Tutorial Output PIO To add and rename the PIO peripheral, output_pio, perform the following steps: 1. Choose PIO (Parallel I/O) under Other and click Add. The Avalon PIO - pio_0 configuration wizard displays. 2. Specify the following options (see Figure 20): Width: 8 bits Direction: Output ports only 1 When you select the Output ports only option, the Input Options tabs is disabled. Figure 20. Output PIO Wizard Settings 3. Click Finish. You are returned to the Altera SOPC Builder - minimal _arm_system window. 4. Right-click pio_0 under Module Name. 5. Choose Rename (pop-up menu). 6. Rename pio_0 as output_pio. Press Enter when you are finished typing the new name to save your setting. 26 Altera Corporation

29 Excalibur Devices Using SOPC Builder Tutorial Design Entry Set the Clock Rate You will need to set the clock frequency for the EPXA10 development board. To set the clock rate, perform the following step: v Type in Clock Frequency located at the upper-right side of the SOPC Builder System Content Page. See Figure 21. Figure 21. System Clock Frequency System clock frequency 2 Design Entry You are finished adding peripherals, using the SOPC Builder rename feature and resetting the clock rate for the minimal_arm system. Altera Corporation 27

30 Design Entry Excalibur Devices Using SOPC Builder Tutorial Specify Base Addresses The SOPC Builder assigns default base address values for the components in your system module. However, you can modify these defaults by clicking the base address and typing the correct value. For this tutorial, make sure that the SOPC Builder uses the base addresses shown in Figure 22. ahb_avalon_bridge: (Base) 0x (End) 0x800003FF output_pio: (Base) 0x (End) 0x F 1 Roll your mouse over any of the fields for an enhanced view. Figure 22. Base Address & IRQ Values verify the base address 28 Altera Corporation

31 Excalibur Devices Using SOPC Builder Tutorial Design Entry Set the Excalibur Device In the More ARM_Stripe Settings tab, specify the following options (Figure 23): Software Setting - Function: Host Communication Software Setting - Module: ARM_Stripe Stack Top: 0x03F000 System Boot ID: minimal Use Cycle-Accurate Simulation Model: turn on Figure 23. More ARM_Stripe Settings Tab 2 Design Entry Generate minimal_arm System & Add It to the Design Before you compile the SOPC Builder design with the Quartus II software, you must synthesize the design logic (i.e., generate the design) using the LeonardoSpectrum software. The LeonardoSpectrum software is installed with the SOPC Builder and runs automatically within the SOPC Builder to synthesize the design and generate the minimal_arm_system.edf file. Altera Corporation 29

32 Design Entry Excalibur Devices Using SOPC Builder Tutorial Before generating the design, perform the following steps: 1. In the System Generation tab under Options, specify the following options (Figure 24): SDK: Turn on HDL: Turn on and choose Excalibur Synthesis: Turn on and choose to optimize for area Simulation: Turn on Figure 24. SOPC Builder System Generation Tab To synthesize the design, perform the following steps: 1. Click Generate. The SOPC Builder performs a variety of actions during design generation, depending on which options you have specified. For the design created using this tutorial, which has all available SOPC Builder options turned on, the SOPC Builder performs the following actions: Generates the SDK, C, and Assembly language header and source files Generates the HDL source files 30 Altera Corporation

33 Excalibur Devices Using SOPC Builder Tutorial Design Entry Creates the simulation project and source files Synthesizes the HDL files using the LeonardoSpectrum software and produces an EDIF netlist file During generation, information and messages appear in the window area of the System Generation tab. Figure 25. System Generation Completes 2. When generation is complete (see Figure 25), the SYSTEM GENERATION COMPLETED message displays. Click Exit. This returns you to the Quartus II Software Symbol dialog box. 2 Design Entry generation completion message Add the Symbol to the.bdf During generation, the SOPC Builder creates a symbol for your SOPC Builder system module. You can add the minimal_arm_system symbol to your.bdf. In the Quartus II software, the newly-created minimal_arm project directory displays. To add the symbol, perform the following steps: 1. In the Symbol dialog box, click OK to accept the new minimal_arm project. Altera Corporation 31

34 Design Entry Excalibur Devices Using SOPC Builder Tutorial 2. In the c:\altera\excalibur\sopc_builder_2_5\tutorials\ sopc_arm_tutorial directory, select the newly created symbol, minimal_arm_system.bsf. 3. Click Open. A preview of the minimal_arm_system symbol appears in the Symbol dialog box. 4. The minimal_arm_system symbol graphic is attached to the pointer. Click OK to instantiate the minimal_arm_system symbol in the.bdf file. 5. To place the graphic symbol, click an empty space in the Block Editor window. The minimal_arm_system symbol is instantiated in the.bdf as shown in Figure 26. Figure 26. Adding the minimal_arm_system Symbol 6. Choose Save (File menu). 32 Altera Corporation

35 Excalibur Devices Using SOPC Builder Tutorial Design Entry You are now ready to use the Quartus II Software Block Editor toolbar (see Figure 27) to add input, output, and bidirectional pins and primitives for the minimal_arm system module. Figure 27. Block Editor Toolbar Selection tool Symbol tool Orthogonal node tool Use rubberbanding Full screen Flip horizontal Rotate left 90 Oval tool Arc tool Text tool Block tool Orthogonal bus tool Zoom tool Find Flip vertical Rectangle tool Line tool 2 Design Entry Add Pins & Primitives To enter input, output, and bidirectional pins and primitives, perform the following steps: 1. Turn on rubberbanding (see Figure 27) if it is not already turned on by clicking the Use rubberbanding icon on the Block Editor toolbar. 2. Click the Symbol Tool button on the Block Editor toolbar. The Symbol dialog box appears. Opening the Symbol dialog box using the toolbar button enables the Repeat-insert mode option. This option makes it easy for you to add multiple instances of a symbol. 1 Refer to Quartus II Help if you are unfamiliar with the Quartus II toolbar buttons. 3. In the Libraries list of the Symbol dialog box, expand the c:\quartus\libraries directory. Expand the primitives directory and then expand the pin directory. 4. In the pin directory, select the input primitive. 5. Click OK. Altera Corporation 33

36 Design Entry Excalibur Devices Using SOPC Builder Tutorial 6. Click an empty space seven times to insert a total of 9 INPUT pin symbols on the left-hand side of the minimal_arm_system symbol. Position each symbol so that the right side of it touches the minimal_arm_system symbol and the horizontal line in each INPUT pin symbol meets a horizontal line on the minimal_arm_system symbol. See Figure By positioning the pins using this method (with rubberbanding turned on), you are connecting them to the minimal_arm_system symbol. If you select one of the pin symbols and move it away from the minimal_arm_system symbol, a connection line appears between them. Symbols are automatically named as pin_name<number> in sequence. Press the Esc key when you are done adding the symbols. 7. Repeat steps 1 through 5 to insert and position a total of 10 OUTPUT pins and 4 BIDIR pins in the file in the locations shown in Figure 28. Figure 28. Adding Input, Output & Bidirectional Pins 8. Double-click a blank space in the.bdf. The Symbol dialog box appears. 34 Altera Corporation

37 Excalibur Devices Using SOPC Builder Tutorial Design Entry 9. In the Libraries list of the Symbol dialog box, expand the c:\quartus\libraries directory. Expand the primitives directory and then expand the logic directory. 10. In the logic directory, choose the not primitive. 11. Click OK. 12. Click an empty space in the.bdf next to the clk INPUT pin at the top left of the.bdf to insert the NOT symbol. 13. Choose Save (File menu). Name the Pins You can now name the pins. To name the clock pin, perform the following steps: 2 Design Entry 1. With the Selection Tool, double-click the first input pin symbol that you entered. The General tab of the Pin Properties dialog box appears. See Figure 29. Figure 29. Pin Properties Dialog Box 2. In the Pin name(s) box, type clk to replace the default name of the pin, i.e., to replace pin_name. 3. Click OK. Altera Corporation 35

38 Design Entry Excalibur Devices Using SOPC Builder Tutorial 4. Repeat steps 1 through 3 to rename each of the pins with the names listed in Table 2. The signal names in the.bdf file appear in the left column and the pin names you enter are found in the right column. 1 For the design to work properly, you must name the pins as shown in Table 2. Later in this tutorial you will use a Tcl script to make pin assignments. The TCl script reflects the pin names shown in this table. Table 2. Input, Output & Bidirectional Pins Names minimal_arm Signal Type Pin Name clk Input clk reset_n (1) Input/NOT reset clk_ref_ Input clk_50 ebiack_to_the_arm_stripe Input ebiack intextpin_to_the_arm_stripe Input intextpin npor_to_the_arm_stripe Input npor uartctsn_to_the_arm_stripe Input uartctsn uartdsrn_to_the_arm_stripe Input uartdsrn uartrxd_to_the_arm_stripe Input uartrxd ebiaddr_from_the_arm_stripe[24..0] Output ebiaddr[24..0] ebibe_from_the_arm_stripe[1..0] Output ebibe[1..0] ebiclk_from_the_arm_stripe Output ebiclk ebicsn_from_the_arm_stripe[3..0] Output ebicsn[3..0] ebidq_to_and_from_the_arm_stripe[15..0] Bidirectional ebidq[15..0] ebioen_from_the_arm_stripe Output ebioen ebiwen_from_the_arm_stripe Output ebiwen nreset_to_and_from_the_arm_stripe Bidirectional nrest uartdcdn_to_and_from_the_arm_stripe Bidirectional uartdcdn uartdtrn_from_the ARM_Stripe Output uartdtrn uartrin_to_and_from_the ARM_Stripe Bidirectional uartin uartrtsn_from_the ARM_Stripe Output uartrtsn uarttxd_from_the_arm_stripe Output uarttxd out_port_from_the_output_pio[7..0] Output USER_LED[7..0] Note () See Make the Final Connections for more information about the reset_n signal. 36 Altera Corporation

39 Excalibur Devices Using SOPC Builder Tutorial Design Entry Make the Final Connections To connect the remaining symbols in the.bdf, perform the following steps: 1. Select the Orthogonal Node tool on the Block Editor toolbar. 2. Draw a node line from reset_n to the NOT primitive. 3. Draw a node line from the NOT primitive to the reset_n signal. 4. Move the input, output, and bidirectional pins away from the minimal_arm_system symbol so that the node lines are visible. 5. Choose Save (File menu). The.bdf is complete. See Figure When you are done viewing the pin assignments, click OK. You are returned to the Chips & Devices tab in the Compiler Settings dialog box. 2 Design Entry Figure 30. Completed.bdf Altera Corporation 37

40

41 Compilation The Quartus II compiler consists of a series of modules that check a design for errors, synthesize the logic, fit the design into an Altera device, and generate output files for simulation, timing analysis, and device programming. The following tutorial sections guide you through the steps necessary to create compiler settings, assign signals to device pins, specify EDA tool settings, and compile the design. The compilation tutorial sections include: Create Compiler Settings 1. Create Compiler Settings on page Assign Signals to Device Pins on page Specify Device, Programming & EDA Tool Settings on page Compile the Design on page 48 You can create compiler settings to control the compilation process. The compiler settings specify the compilation focus, the type of compilation to perform, the device to target, and other options. This section includes the following steps: 1. View the Compiler General Settings on page 40 3 Compilation 2. Specify the Device Family & Device on page 40 1 The procedures below explain how to view and edit compiler settings using menu commands and dialog boxes. However, you can also easily specify compiler settings by following the steps in the Compiler Settings Wizard (Processing menu). Altera Corporation 39

42 Compilation Excalibur Devices Using SOPC Builder Tutorial View the Compiler General Settings The General tab of the Compiler Settings dialog box (Processing menu) allows you to select an existing group of compiler settings for use during compilation, define and save a new group of compiler settings, specify the compilation focus, or delete existing settings. To view the default compiler general settings created for the current project, perform the following steps: 1. Choose Compile Mode (Processing menu). 2. Choose Compiler Settings (Processing menu). The General tab of the Compiler Settings dialog box appears automatically. At this point in the tutorial, the General tab displays only the default compiler general settings created by the Quartus II software when the project was initially created. These default settings are given the name of the top-level design entity in the project, minimal_arm. See Figure 31. Figure 31. Default Compiler Settings Specifies the current compiler settings Specifies the hierarchical path name of the design entity you want to compile Shows the existing compiler settings for your project Specify the Device Family & Device The Excalibur device development board includes an EPXA10F1020C1 device. In this section, you will target this device in the compiler settings. The Chips & Devices tab of the Compiler Settings dialog box allows you to select the family and device you want to target for compilation. 40 Altera Corporation

43 Excalibur Devices Using SOPC Builder Tutorial Compilation To select the device family and device, follow these steps: 1. In the Compiler Settings dialog box, click the Chips & Devices tab (see Figure 32). 2. In the Family list, choose EXCALIBUR_ARM. 3. If you receive a message that asks if you want the Quartus II software to choose a device automatically, click No. 4. Under Target device, select Specific device selected in Available devices list. 5. In the Available devices list, choose EPXA10F1020C1. 6. Under Show in Available devices list, verify the following options: Package: Any Pin count: 1020 Speed grade: Any 1 As you change these options from Any, the number of available device listed decreases, making it easier for you to find your target device. 3 Compilation Altera Corporation 41

44 Compilation Excalibur Devices Using SOPC Builder Tutorial Figure 32. Chips & Devices Settings Assign Signals to Device Pins During compilation, the compiler assigns the logic of your design to physical device resources. You can also make pin assignments to direct the compiler to assign signals in your design to specific pins in the target device. Because the targeted Excalibur device is already mounted on the EPXA10 development board, you must assign the signals of the design to specific device pins. The Quartus II software provides several methods for making pin assignments. You can assign pins individually with the Assignment Organizer (Tools menu) or with the Pin Assignments dialog box, or you can assign all necessary pins at once with a Tcl script. For this tutorial, you will assign signals in the minimal_arm system. The signals are clk, reset, and USER_LED[7..0]. 1 Be sure to compare the pin names in your.bdf with the pin assignments to make sure the names are the same. The design will not run on the board if pin names are misspelled or swapped. 42 Altera Corporation

45 Excalibur Devices Using SOPC Builder Tutorial Compilation This session includes the following steps: 1. Reassign Pins on page Click OK when you are finished adding pin names. This returns you to the Chips & Device tab in the Compiler Settings dialog box. on page Reserve Unused Pins on page 44 Reassign Pins To reassign the clk, reset, and USER_LED[7..0]signals in the minimal_arm system, perform the following steps: 1. Choose Compiler Settings (Processing menu). The General tab of the Compiler Settings dialog box appears automatically. 2. Click the Chips & Devices tab. 3. Click Assign Pins. The Pin Assignments dialog box appears with the new pin assignments listed in the Available Pins & Existing Assignments list. 4. Scroll to P3 and type clk under Pin Name (see Figure 33). Click Add. clk appears under Name and is now the signal name associated with pin number 3. 3 Compilation Figure 33. Reassign Clock Pin Altera Corporation 43

46 Compilation Excalibur Devices Using SOPC Builder Tutorial 5. Scroll to T8 and type reset under Pin Name. Click Add. 6. Continue entering the pin names for the USER_LED [0..7]pin names found in Table 3. See Pin Assignments & Names on page 44 for a complete listing of the minimal_arm pin assignments. Table 3. Pin Assignments & Names Pin Name clk reset USER_LED[0] USER_LED[1] USER_LED[2] USER_LED[3] USER_LED[4] USER_LED[5] USER_LED[6] USER_LED[7] Pin Assignment P3 T8 V6 U5 V5 U6 V7 V8 U7 T6 7. Click OK when you are finished adding pin names. This returns you to the Chips & Device tab in the Compiler Settings dialog box. Specify Device, Programming & EDA Tool Settings Before compiling the design, you must specify options that control the use of unused pins, optional programming file generation, and EDA tool settings. This section includes the following steps: 1. Reserve Unused Pins on page Verify EDA Tool Settings on page 47 Reserve Unused Pins To specify options for reserving unused pins, follow these steps: 1 If you do not follow these steps, your design will not run on the EXPA10 development board. 1. Choose Compiler Settings (Processing menu). 2. Click the Chips & Devices tab. 44 Altera Corporation

47 Excalibur Devices Using SOPC Builder Tutorial Compilation 3. Click Device & Pin Options (see Figure 34). 4. Click the Unused Pins tab. 5. Under Reserve all unused pins, select As inputs, tri-stated. 6. Click OK. Figure 34. Unused Pin Settings 3 Compilation 7. Click the Device & Pins Options. Altera Corporation 45

48 Compilation Excalibur Devices Using SOPC Builder Tutorial 8. Click the Configuration tab (see Figure 35). 9. Choose Boot From Flash from the Configuration scheme dropdown list. Figure 35. Device & Pin Options - Configuration 10. Click OK. 11. Click the Device & Pins Option. 46 Altera Corporation

49 Excalibur Devices Using SOPC Builder Tutorial Compilation 12. Click the General tab (see Figure 36). 13. Turn on Enable INIT_DONE output. Figure 36. Device & Pin Options - General Tab Click OK. This returns you to the Chips & Devices tab. Compilation 15. Click OK. This finalizes setting the unused pin settings and returns you to the Quartus II software window. Verify EDA Tool Settings To verify the appropriate EDA tool settings for use when compiling a design synthesized with the LeonardoSpectrum software, follow these steps: 1. Choose EDA Tool Settings (Project menu). The EDA Tool Settings dialog box appears. Altera Corporation 47

50 Compilation Excalibur Devices Using SOPC Builder Tutorial 2. Verify Design entry/synthesis tool is the tool type and LeonardoSpectrum-Altera [Level 1] is the tool name. See Figure 37. Figure 37. EDA Tool Settings 3. Click OK. Compile the Design During compilation the compiler locates and processes all design and project files, generates messages and reports related to the current compilation, and creates the SOF and any optional programming files. v To compile the mini_arm design, choose Start Compilation (Processing menu). The compiler immediately begins to compile the mini_arm design entity, and any subordinate design entities, using the mini_arm compiler settings. As the design compiles, the Status window automatically displays, as a percentage, the total compilation progress and the time spent in each stage of the compilation. The results of the compilation are updated in the Compilation Report window. The total compilation time may be 10 minutes or more, depending on your system and a successful compilation message displays (see Figure 38). 48 Altera Corporation

51 Excalibur Devices Using SOPC Builder Tutorial Compilation Figure 38. Compilation Message The compiler may generate one or more of the following warning messages that do not affect the outcome of your design. See Figure 39. Figure 39. Quartus Compiler Messages Warning messages 3 When compilation completes, you can view the results in the minimal_arm_ module Compilation Report window. See Figure 40. Compilation Figure 40. Compilation Report Altera Corporation 49

52 Compilation Excalibur Devices Using SOPC Builder Tutorial If the compiler displays any error messages, you should correct them in your design and recompile it until it is error-free before proceeding with the tutorial. 1 Verify that all the pin assignments are correct. This is a common error causing compilation errors. You can select the message and choose Locate (right button pop-up menu) to find its source(s), and/or choose Help (right button popup menu) to display help on the message. Refer to the Compilation module in the Quartus II on-line tutorial for more information about viewing compilation results. 50 Altera Corporation

53 Programming You have already completed creating and instantiating the minimal_arm system. This chapter guides you thorough the steps in SOPC Builder for creating the software build to simulate C code running on the EPXA10 development board and download the software to the EXPA10 development board. 4 Software Build To create the software build, you will add the software files, select software build settings, establish the linking of the files and simulate your minimal_arm project. In this section you will set up the Quartus II software to compile the assembly program. The various assembler and linker options will be set to produce a.hex file. Add Software Files To add the software files to your project, perform the following steps: 1. Choose Tcl Scripts (Tools Menu). See Figure Choose Project under Libraries. 3. Choose ARM_Stripe_ads_sdk. 4. Choose Make_quartus_sw_project. 5. Click Run. Programming Programming 4 Altera Corporation 51

54 Programming Excalibur Devices Using SOPC Builder Tutorial Figure 41. Adding Tcl Scripts This adds the required software files to your project. You will also need to add one additional software file to your project. To do this, follow these steps: 1. Choose Open (File menu). 2. Make sure Files of type is set to Software files (*.c, *.cpp, *.h, *.s, *.asm). 3. Turn on Add file to current project. 4. Choose the ARM_Stripe_ads_sdk directory. 5. Choose the src directory. 6. Choose the germs_monitor.c file. 7. Click Open. 52 Altera Corporation

55 Excalibur Devices Using SOPC Builder Tutorial Programming To verify that the germs_monitor.c file is included in the project, follow these steps. 1. Click the Files tab. 2. Select Software Files. The germs_monitor.c file is in the list of files. See Figure 42. Figure 42. Verify Added File to Current Project germs_monitor.c file added Verify ADS Standard Tools Verify that the ADS Standard Tools is selected as the software toolset. To specify the directory of the software toolset, perform the following steps: 1. Choose General Settings (Project menu). 4 Programming 2. Click the Toolset Directories tab. 3. In the Toolset directories list, select ADS Standard Tools. 4. In Toolset directory, type the directory for the ADS Standard Tools <installed directory>/bin or select the software toolset directory using Browse. 5. Click OK. Altera Corporation 53

56 Programming Excalibur Devices Using SOPC Builder Tutorial Select Software Build Settings 1. Choose Software Mode (Processing menu). 2. Choose Software Build Settings (Processing menu). 3. Click the CPU tab of the Software Build Settings option (see Figure 43). Figure 43. CPU of Software Build Settings 1 If ADS Standard Tools does not appear in the drop-down list, see Step in Choose Tcl Scripts (Tools Menu). See Figure 41. on page Verify the following text file in the Post-build command line: sbd2sim.bat Debug/minimal_arm_system.hex 1 The minimal_arm_system.hex file is automatically created. 5. Click the C/C++ Compiler tab. 54 Altera Corporation

57 Excalibur Devices Using SOPC Builder Tutorial Programming 6. Verify the following in Command-line options: (see Figure 44). -g -O ARM_Stripe_ads_sdk/inc Figure 44. C/C++ Compiler Tab Settings 4 Programming Altera Corporation 55

58 Programming Excalibur Devices Using SOPC Builder Tutorial 9. Click the Linker tab and choose the following (Figure 45): Turn on Simple under Link type. Turn on Entry symbol name/address. Type 0. Turn on Read-only base address. Type 0. Turn on Read/write base address. Type 0x Type the following in Command-line options: -first arm_jumptomain_ads.0[init] -entry 0 -ro 0 -rw Make sure there is NO space between the letter o and the left parenthesis in the command you entered in step Click OK. Figure 45. Linker Software Build Settings 11. Choose Start Software Build in the Quartus II software. The software build file displays. Once the software build is complete you are ready to simulate your project. 56 Altera Corporation

59 Excalibur Devices Using SOPC Builder Tutorial Programming Download Executable Files to the Excalibur Device Board To program flash memory on the EPXA10 development board with the flash image of the included reference design, you will perform the following steps: 1. Choose Start > Programs > Altera > SOPC Builder 2.6 >SOPC Builder_SDK Shell for the command prompt. 2. Change directories to <your project> directory. This example uses the following directory: c:\altera\excalibur\sopc_builder_2_5\tutorials\sopc_arm_tutorial 3. At the command prompt, type: exc_flash_programmer.exe mini_arm_flash.hex -g; nr - tr After programming completes, the message Flash programmed successfully appears in the command prompt window. The EPXA10F1020C1 device resets and boots from the data programmed into the flash memory. The LEDs on the development board illuminate a pattern and the following message displays as shown in Figure 46. Figure 46. Successful Download Message 4 Programming Altera Corporation 57

60 Programming Excalibur Devices Using SOPC Builder Tutorial Next Steps Congratulations! You have finished creating, verifying and using the SOPC Builder minimal_arm system module. See the Altera literature page for more information about SOPC Builder, the Excalibur device, and the EPXA10 development board at 58 Altera Corporation

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights

More information

Video Input Daughter Card Reference Manual

Video Input Daughter Card Reference Manual Video Input Daughter Card Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version 1.0 Document Date November 2006 Copyright 2006 Altera Corporation.

More information

MasterBlaster Serial/USB Communications Cable User Guide

MasterBlaster Serial/USB Communications Cable User Guide MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright

More information

altshift_taps Megafunction User Guide

altshift_taps Megafunction User Guide altshift_taps Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 1.0 Document Date: September 2004 Copyright 2004 Altera Corporation. All rights

More information

Nios Development Kit, Stratix Edition

Nios Development Kit, Stratix Edition Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00

More information

Simple Excalibur System

Simple Excalibur System Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on

More information

My First FPGA Design Tutorial

My First FPGA Design Tutorial 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com TU-01002-1.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized

More information

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-08743-04 Development Kit Version: 1.3.0

More information

Clock Control Block (ALTCLKCTRL) Megafunction User Guide

Clock Control Block (ALTCLKCTRL) Megafunction User Guide Clock Control Block (ALTCLKCTRL) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 2.4 Document Date: December 2008 Copyright 2008 Altera Corporation. All

More information

Nios II Development Kit Getting Started User Guide

Nios II Development Kit Getting Started User Guide Nios II Development Kit Getting Started User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com P25-10108-03 Copyright 2005 Altera Corporation. All

More information

Color Space Converter

Color Space Converter Color Space Converter MegaCore Function User Guide April 2001 Core Version 2.0.0 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com A-UG-CSCONVERTER-1.0 Color Space Converter

More information

Excalibur Solutions DPRAM Reference Design

Excalibur Solutions DPRAM Reference Design Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and

More information

Avalon Streaming Interface Specification

Avalon Streaming Interface Specification Avalon Streaming Interface Specification 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.3 Document Date: June 2007 Copyright 2005 Altera Corporation. All rights reserved. Altera,

More information

lpm_compare Megafunction User Guide

lpm_compare Megafunction User Guide lpm_compare Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 2.2 Software Version: 7.0 Document Date: March 2007 Copyright 2007 Altera Corporation.

More information

Floating Point Inverse (ALTFP_INV) Megafunction User Guide

Floating Point Inverse (ALTFP_INV) Megafunction User Guide Floating Point Inverse (ALTFP_INV) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.0 Document Date: October 2008 Copyright 2008 Altera Corporation. All

More information

Excalibur Solutions Using the Expansion Bus Interface. Introduction. EBI Characteristics

Excalibur Solutions Using the Expansion Bus Interface. Introduction. EBI Characteristics Excalibur Solutions Using the Expansion Bus Interface October 2002, ver. 1.0 Application Note 143 Introduction In the Excalibur family of devices, an ARM922T processor, memory and peripherals are embedded

More information

Cyclone Device Handbook, Volume 2

Cyclone Device Handbook, Volume 2 Cyclone Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Preliminary Information C5V2-1.1 Copyright 2005 Altera Corporation. All rights reserved. Altera,

More information

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36002-01 Document Version: 1.0.2 Document Date: April

More information

University Program 3 Kit

University Program 3 Kit University Program 3 Kit VLSI Tutorial : LEDs & Push Buttons Version 02.00 System Level Solutions Inc. (USA) 14702 White Cloud Ct. Morgan Hill, CA 95037 2 System Level Solutions Copyright 2003-2005 System

More information

FIFO Partitioner Function

FIFO Partitioner Function FIFO Partitioner Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Quartus II Version: 2.2 Document Version: 1.0 Document Date: April 2003 Copyright Copyright

More information

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow

Introduction. Design Hierarchy. FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow FPGA Compiler II BLIS & the Quartus II LogicLock Design Flow February 2002, ver. 2.0 Application Note 171 Introduction To maximize the benefits of the LogicLock TM block-based design methodology in the

More information

lpm_rom Megafunction User Guide

lpm_rom Megafunction User Guide lpm_rom Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 4.2 Document Version: 1.0 Document Date: March 2005 Copyright 2005 Altera Corporation.

More information

April 2002, Version 1.1. Component. PTF File. Component. Component GUI Wizards. Generation. System PTF file Files and Libraries.

April 2002, Version 1.1. Component. PTF File. Component. Component GUI Wizards. Generation. System PTF file Files and Libraries. SOPC Builder April 2002, Version 1.1 Data Sheet Introduction SOPC Builder is a tool for composing bus-based systems out of library components such as CPUs, memory interfaces, and peripherals. SOPC Builder

More information

Altera Double Data Rate Megafunctions

Altera Double Data Rate Megafunctions Altera Double Data Rate Megafunctions User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Quartus II Version: 2.2 Document Version: 1.0 Document Date: May 2003 Copyright

More information

Simulating Nios II Embedded Processor Designs

Simulating Nios II Embedded Processor Designs Simulating Nios II Embedded Processor Designs May 2004, ver.1.0 Application Note 351 Introduction The increasing pressure to deliver robust products to market in a timely manner has amplified the importance

More information

Estimating Nios Resource Usage & Performance

Estimating Nios Resource Usage & Performance Estimating Nios Resource Usage & Performance in Altera Devices September 2001, ver. 1.0 Application Note 178 Introduction The Excalibur Development Kit, featuring the Nios embedded processor, includes

More information

altmult_accum Megafunction User Guide

altmult_accum Megafunction User Guide altmult_accum Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 3.2 Software Version: 7.0 Document Date: March 2007 Copyright 2007 Altera Corporation.

More information

Using the Serial FlashLoader With the Quartus II Software

Using the Serial FlashLoader With the Quartus II Software Using the Serial FlashLoader With the Quartus II Software July 2006, ver. 3.0 Application Note 370 Introduction Using the Joint Test Action Group () interface, the Altera Serial FlashLoader (SFL) is the

More information

DDR and DDR2 SDRAM Controller Compiler User Guide

DDR and DDR2 SDRAM Controller Compiler User Guide DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera

More information

DSP Builder Release Notes

DSP Builder Release Notes April 2006, Version 6.0 SP1 Release Notes These release notes for DSP Builder version 6.0 SP1 contain the following information: System Requirements New Features & Enhancements Errata Fixed in This Release

More information

Introduction to the Altera SOPC Builder Using Verilog Design

Introduction to the Altera SOPC Builder Using Verilog Design Introduction to the Altera SOPC Builder Using Verilog Design This tutorial presents an introduction to Altera s SOPC Builder software, which is used to implement a system that uses the Nios II processor

More information

Memory-Based Multiplier (ALTMEMMULT) Megafunction User Guide

Memory-Based Multiplier (ALTMEMMULT) Megafunction User Guide Memory-Based Multiplier (ALTMEMMULT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 3.0 Document Date: July 2008 Copyright 2008 Altera

More information

Cyclone III FPGA Starter Kit User Guide

Cyclone III FPGA Starter Kit User Guide Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable

More information

lpm_shiftreg Megafunction

lpm_shiftreg Megafunction lpm_shiftreg Megafunction 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Quartus II Software Version: 6.1 Document Version: 2.1 Document Date: December 2006 Copyright 2006 Altera

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler August 2007, Compiler Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version

More information

Nios Soft Core Embedded Processor

Nios Soft Core Embedded Processor Nios Soft Core Embedded Processor June 2000, ver. 1 Data Sheet Features... Preliminary Information Part of Altera s Excalibur TM embedded processor solutions, the Nios TM soft core embedded processor is

More information

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1.

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1. Remote Drive Quick Start Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 0.1.1 Date : July 17, 2007 Copyright 2007,.All rights reserved. SLS,

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler march 2007, Compiler Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 7.0.

More information

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System

More information

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 2.0 Document Date: May 2008 Copyright 2008

More information

Introduction to the Altera SOPC Builder Using Verilog Designs. 1 Introduction

Introduction to the Altera SOPC Builder Using Verilog Designs. 1 Introduction Introduction to the Altera SOPC Builder Using Verilog Designs 1 Introduction This tutorial presents an introduction to Altera s SOPC Builder software, which is used to implement a system that uses the

More information

Floating Point Compare. Megafunction User Guide (ALTFP_COMPARE) 101 Innovation Drive San Jose, CA

Floating Point Compare. Megafunction User Guide (ALTFP_COMPARE) 101 Innovation Drive San Jose, CA Floating Point Compare (ALTFP_COMPARE) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8.0 Document Version: 2.0 Document Date: May 2008 Copyright 2008 Altera

More information

Floating Point Multiplier (ALTFP_MULT) Megafunction User Guide

Floating Point Multiplier (ALTFP_MULT) Megafunction User Guide Floating Point Multiplier (ALTFP_MULT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Quartus II Software Version: 8.0 Document Version: 3.0 Document Date: June 2008 Copyright

More information

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System

More information

Nios II Custom Instruction User Guide Preliminary Information

Nios II Custom Instruction User Guide Preliminary Information Nios II Custom Instruction User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2007 Altera Corporation. All rights reserved. Altera,

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler May 2006, Compiler Version 3.3.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1.

More information

Avalon Bus Specification

Avalon Bus Specification Avalon Bus Specification Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.2 Document Date: July 2002 Copyright Avalon Bus Specification

More information

DKAN0011A Setting Up a Nios II System with SDRAM on the DE2

DKAN0011A Setting Up a Nios II System with SDRAM on the DE2 DKAN0011A Setting Up a Nios II System with SDRAM on the DE2 04 November 2009 Introduction This tutorial details how to set up and instantiate a Nios II system on Terasic Technologies, Inc. s DE2 Altera

More information

Active Serial Memory Interface

Active Serial Memory Interface Active Serial Memory Interface October 2002, Version 1.0 Data Sheet Introduction Altera Cyclone TM devices can be configured in active serial configuration mode. This mode reads a configuration bitstream

More information

FIFO Partitioner Megafunction

FIFO Partitioner Megafunction FIFO Partitioner Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.2 Document Date: August 2005 UG-IPFIFO-1.2 Copyright FIFO Partitioner

More information

DSP Builder Handbook Volume 1: Introduction to DSP Builder

DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-5.1 Document last updated for Altera Complete Design

More information

USB BitJetLite Download Cable

USB BitJetLite Download Cable USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All

More information

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide 11 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8. Document Version: 2. Document Date: June 28

More information

ByteBlaster II Download Cable User Guide

ByteBlaster II Download Cable User Guide ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright

More information

December 2002, ver. 1.3 Application Note 191. Six individual interrupts Six-bit priority scheme Five-bit priority scheme plus one individual interrupt

December 2002, ver. 1.3 Application Note 191. Six individual interrupts Six-bit priority scheme Five-bit priority scheme plus one individual interrupt Excalibur Solutions Using the Interrupt Controller December 22, ver..3 Application Note 9 Introduction This document describes the operation of the interrupt controller for the Excalibur devices, particularly

More information

DSP Development Kit, Stratix II Edition Getting Started User Guide

DSP Development Kit, Stratix II Edition Getting Started User Guide DSP Development Kit, Stratix II Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36008-00 Document Version: 6.0.1 Document Date: August 2006

More information

RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide

RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide RAM-Based Shift Register (ALTSHIFT_TAPS) IP Core User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01009-3.0 Document last

More information

Quartus. Tutorial. Programmable Logic Development System

Quartus. Tutorial. Programmable Logic Development System Quartus Programmable Logic Development System Tutorial Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Version 1999.10 Revision 2 November 1999 P25-04732-01

More information

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Ray Duran Staff Design Specialist FAE, Altera Corporation 408-544-7937

More information

lpm_mult Megafunction User Guide

lpm_mult Megafunction User Guide lpm_mult Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Software Version: 7.0 Document Version: 2.2 Document Date: March 2007 Copyright 2006 Altera Corporation.

More information

MAX+PLUS II Advanced Synthesis

MAX+PLUS II Advanced Synthesis MAX+PLUS II Advanced Synthesis User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: April 2003 UG-MAX2SYN-1.0 Copyright MAX+PLUS

More information

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide

Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide Floating Point Square Root (ALTFP_SQRT) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01026-1.0 Software Version: 7.2 Document Version: 1.0 Document Date: November 2007

More information

Correlator. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408)

Correlator. MegaCore Function User Guide. 101 Innovation Drive San Jose, CA (408) Correlator MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Core Version: 1.1.0 Document Version: 1.1.0 rev 1 Document Date: December 2002 Correlator

More information

SOPC LAB1. I. Introduction. II. Lab contents. 4-bit count up counter. Advanced VLSI Due Wednesday, 01/08/2003

SOPC LAB1. I. Introduction. II. Lab contents. 4-bit count up counter. Advanced VLSI Due Wednesday, 01/08/2003 SOPC LAB1 I. Introduction The purpose of this lab is to familiarize you with all the items in the kit. This tutorial tells you how to develop FPGA system in Quartus II. You are ready to begin using the

More information

SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide

SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 7.2 Document Version: 3.3 Document Date: November 2007 Copyright 2007

More information

POS-PHY Level 2 & 3 Compiler

POS-PHY Level 2 & 3 Compiler POS-PHY Level 2 & 3 Compiler User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Core Version: 1.1.1 Document Version: 1.1.1 rev1 Document Date: July 2003 Copyright 2003 Altera

More information

PCI Express Compiler User Guide

PCI Express Compiler User Guide PCI Express Compiler User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com MegaCore Version: 7.1 Document Date: May 2007 Copyright 2007 Altera Corporation. All rights reserved.

More information

altpll Megafunction User Guide 101 Innovation Drive San Jose, CA (408)

altpll Megafunction User Guide 101 Innovation Drive San Jose, CA (408) altpll Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Quartus II Version: 2.2 Document Version: 2.0 Document Date: February 2003 Copyright altpll Megafunction

More information

Simultaneous Multi-Mastering with the Avalon Bus

Simultaneous Multi-Mastering with the Avalon Bus Simultaneous Multi-Mastering with the Avalon Bus April 2002, ver. 1.1 Application Note 184 Introduction The Excalibur Development Kit, featuring the Nios embedded processor version 2.1 supports an enhanced

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip 1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based

More information

Arria GX Development Kit Getting Started User Guide

Arria GX Development Kit Getting Started User Guide Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All

More information

Quartus II Introduction Using Schematic Design

Quartus II Introduction Using Schematic Design Quartus II Introduction Using Schematic Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented

More information

Using Verplex Conformal LEC for Formal Verification of Design Functionality

Using Verplex Conformal LEC for Formal Verification of Design Functionality Using Verplex Conformal LEC for Formal Verification of Design Functionality January 2003, ver. 1.0 Application Note 296 Introduction The Altera Quartus II software, version 2.2, easily interfaces with

More information

LED Matrix Board. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)

LED Matrix Board. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) LED Matrix Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: 1.0 Document Version: 1.3 Document Date: Copyright 2005-2008,,

More information

Toolflow for ARM-Based Embedded Processor PLDs

Toolflow for ARM-Based Embedded Processor PLDs Toolflow for ARM-Based Embedded Processor PLDs December 2000, ver. 1 Application Note Introduction The Excalibur embedded processor devices achieve a new level of system integration from the inclusion

More information

Nios II Custom Instruction User Guide Preliminary Information

Nios II Custom Instruction User Guide Preliminary Information Nios II Custom Instruction User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights reserved. Altera,

More information

For Quartus II Software. This Quick Start Guide will show you how to set up a Quartus

For Quartus II Software. This Quick Start Guide will show you how to set up a Quartus Quick Start Guide For Quartus II Software This Quick Start Guide will show you how to set up a Quartus II project, enter timing requirements, and compile the design into an Altera device. 1 Three-Step

More information

UTOPIA Level 3 Slave. MegaCore Function UTOPIA3SL. User Guide September 2001

UTOPIA Level 3 Slave. MegaCore Function UTOPIA3SL. User Guide September 2001 UTOPIA Level 3 Slave MegaCore Function UTOPIA3SL User Guide September 21 11 Innovation Drive San Jose, CA 95134 (48) 544-7 http://www.altera.com A-UG-IPUTOPIA3SL-1.1 UTOPIA Level 3 Slave MegaCore Function

More information

Cyclone II FPGA Family

Cyclone II FPGA Family ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.

More information

UTOPIA Level 2 Slave MegaCore Function

UTOPIA Level 2 Slave MegaCore Function UTOPIA Level 2 Slave MegaCore Function October 2005, Version 2.5.0 Release Notes These release notes for the UTOPIA Level 2 Slave MegaCore function contain the following information: System Requirements

More information

altufm Megafunction 101 Innovation Drive San Jose, CA (408)

altufm Megafunction 101 Innovation Drive San Jose, CA (408) altufm Megafunction 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Quartus II Software Version: 6.0 Document Version: 2.0 Document Date: August 2006 Copyright 2006 Altera Corporation.

More information

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path

DSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path March 2007, Version 6.1 Errata Sheet This document addresses known errata and documentation changes for DSP Builder version 6.1. Errata are functional defects or errors which may cause DSP Builder to deviate

More information

DSP Builder Handbook Volume 1: Introduction to DSP Builder

DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook Volume 1: Introduction to DSP Builder DSP Builder Handbook 101 Innovation Drive San Jose, CA 95134 www.altera.com HB_DSPB_INTRO-4.0 Document last updated for Altera Complete Design

More information

UTOPIA Level 3 Master MegaCore Function

UTOPIA Level 3 Master MegaCore Function UTOPIA Level 3 Master MegaCore Function UTOPIA3MS User Guide November 21 11 Innovation Drive San Jose, CA 95134 (48) 544-7 http://www.altera.com A-UG-IPUTOPIA3MS-1. UTOPIA Level 3 Master MegaCore Function

More information

Simulating Excalibur Systems

Simulating Excalibur Systems Simulating Excalibur Systems September 2002, ver. 1.0 Application Note 240 Introduction Altera provides users of Excalibur systems with a powerful multilayered simulation environment that can be used to

More information

MAX V CPLD Development Kit User Guide

MAX V CPLD Development Kit User Guide MAX V CPLD Development Kit User Guide MAX V CPLD Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01099-1.0 Subscribe Copyright 2011 Altera Corporation. All rights reserved.

More information

Tutorial for Altera DE1 and Quartus II

Tutorial for Altera DE1 and Quartus II Tutorial for Altera DE1 and Quartus II Qin-Zhong Ye December, 2013 This tutorial teaches you the basic steps to use Quartus II version 13.0 to program Altera s FPGA, Cyclone II EP2C20 on the Development

More information

Debugging Nios II Systems with the SignalTap II Logic Analyzer

Debugging Nios II Systems with the SignalTap II Logic Analyzer Debugging Nios II Systems with the SignalTap II Logic Analyzer May 2007, ver. 1.0 Application Note 446 Introduction As FPGA system designs become more sophisticated and system focused, with increasing

More information

Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide

Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Quick Start Guide...

More information

System Console User Guide

System Console User Guide System Console User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 9.0 Document Date: March 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable

More information

DSP Builder Release Notes and Errata

DSP Builder Release Notes and Errata DSP Builder Release Notes and DSP Builder Release Notes and 101 Innovation Drive San Jose, CA 95134 www.altera.com RN-DSP004-7.0 Document last updated for Altera Complete Design Suite version: Document

More information

University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA

University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring 2007 Lab 1: Using Nios 2 processor for code execution on FPGA Objectives: After the completion of this lab: 1. You will understand

More information

Nios II Embedded Design Suite 7.1 Release Notes

Nios II Embedded Design Suite 7.1 Release Notes Nios II Embedded Design Suite 7.1 Release Notes May 2007, Version 7.1 Release Notes This document contains release notes for the Nios II Embedded Design Suite (EDS) version 7.1. Table of Contents: New

More information

Quartus II Introduction Using Verilog Design

Quartus II Introduction Using Verilog Design Quartus II Introduction Using Verilog Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented

More information

MAX II/MAX IIZ Development Board

MAX II/MAX IIZ Development Board MAX II/MAX IIZ Development Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r2a Document Version: 1.4 Document Date: Copyright

More information

PCI High-Speed Development Kit, Stratix Professional Edition

PCI High-Speed Development Kit, Stratix Professional Edition PCI High-Speed Development Kit, Stratix Professional Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Kit Version: 1.0.0 Document Version: 1.0.0 Document Date: September

More information

FPGAs Provide Reconfigurable DSP Solutions

FPGAs Provide Reconfigurable DSP Solutions FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated

More information

Nios DMA. General Description. Functional Description

Nios DMA. General Description. Functional Description Nios DMA January 2003, Version 1.1 Data Sheet General Functional The Nios DMA module is an Altera SOPC Builder library component included in the Nios development kit. The DMA module allows for efficient

More information

ZBT SRAM Controller Reference Design

ZBT SRAM Controller Reference Design ZBT SRAM Controller Reference Design for APEX II Devices December 2001, ver. 1.0 Application Note 183 Introduction As communication systems require more low-latency, high-bandwidth interfaces for peripheral

More information