A pipeline polish string computer*

Size: px
Start display at page:

Download "A pipeline polish string computer*"

Transcription

1 A pipeline polish sring compuer* by GERARD G. BAILLE and JEAN P. SCHOELLKOPF Co--,np'ueT ATcli-iecure Group Grenoble "Universiy, France ABSTRACT This paper describes a new compuer organizaion which allows he pipeline execuion of a polish-sring code. The cenral characerisic of he proposed organizaion is a FI-FO queue, ha holds values jus accessed by an Access Saion, unil hey are used as operands by an Execuion Saion for an arihmeic or logical operaion. Operands are aken ou of he queue by means of wo poiners whose modificaions are managed by a Conrol Saion. This new compuer organizaion is capable of high performance, since access o variables and execuion of operaions are performed in parallel wih conrol funcions required by he inpu program. A soluion o access conflics is proposed, using a conen addressable memory ha holds he names of he variables whose modificaion is deferred. This archiecure is currenly in applicaion for he design of a high-level PASCAL compuer. INTRODUCTION Design of high performance compuers can be achieved using he echnique ha is called "pipeline" design, characerized by he fac ha concurren operaions are suppored by he machine. 0 A high-level insrucion can be iniiaed wihin a module, and in he same ime he oher modules are execuing some operaion relaed o a preceding insrucion. The IBM 360/9 and he CDC 6600 are wo examples of pipeline execuion. Efficiency of pipeline compuers depends srongly on he way ha hey are programmed. Many aemps were made o solve his problem and several echniques are proposed for generaing opimized code in erms of pipeline execuion. 3-5 These echniques imply an imporan amoun of preprocessing, which does no always jusify he complexiy of pipeline execuion. The soluion proposed in his paper is based on a naural decomposiion of he work o be execued in a * The research repored on his projec is sponsored by he French Comiy for Compuer Science Research under conrac SESORI No pipeline manner. The firs aspec of a naural decomposiion is relaed o he kind of language proposed o he machine. Tomasulo 9 gives an efficien algorihm for exploiing a pipeline archiecure, bu is applicaion is limied o a low level language. On he oher hand polish-sring code appears as bes suied for he execuion of high level language. 6 Sones' proposes a pipeline archiecure for a pushdown sack compuer, bu he suggess o ranslae he inpu polish-sring code ino hree address insrucion code. This paper shows, in a firs secion, how polishsring code can be direcly execued by a pipeline compuer. The second aspec of a naural decomposiion, as shown by Abrams, 8 is relaed o he decomposiion of inpu sring code execuion ino hree naural processes ha are conrol, access o operands and execuion of operaors. I would be ineresing o have he hree above processes concurrenly running in a pipeline manner: he execuion of an insrucion would be iniiaed wihin he conrol saion, and in he same ime preceding insrucions would be currenly in process eiher wihin he access saion or wihin he execuion saion. Such a pipeline organizaion is made possible using a FI-FO queue insead of a push-down sack as a work area for expression evaluaion. Operands are accessed from he queue by means of wo poiners whose modificaions are conrolled by he conrol saion which generaes exra-orders. The generaion algorihm is presened and he rae of exra-orders is evaluaed in he firs secion. The second secion of his paper gives he general archiecure of he pipeline polish sring compuer. Concurrency beween access o operands and evaluaion of expression o be assigned o variable leads o he well-known problem of reading he value of a variable whose modificaion is no ye performed. This problem, ha is called "dependency" problem, is solved a execuion ime using a conen-addressable memory which holds he name (no he address as in classical pipeline compuers) of he variables whose modificaion is deferred. A brief summary is given a he end of his paper, which shows he possible applicaions of he proposed pipeline archiecure. 73

2 74 Naional Compuer Conference, 976 PIPELINE EXECUTION OF POLISH STRING CODE This secion firs explains he choice of a FI-FO queue as a work area for evaluaion of polish sring. A model is inroduced for polish sring expressions which allows he definiion of wo poiners for operand access. The operaor se is reduced o monadic and diadic operaors. The managemen of he wo poiners is conrolled by special exra-orders generaed by a Conrol saion. The generaion algorihm is presened and discussed. The cenral characerisics of he pipeline execuion is ha he inpu polish sream is analyzed by a processor which generaes wo parallel insrucion sreams owards wo concurren processors specialized he one for access o operands, he oher for execuion of operaions. Polish sring evaluaion A polish sring can be seen as a sequence of groups, each group being a sequence of operands followed by a sequence of operaors. An operand is eiher an immediae value or he inernal name of a variable (for example, lexical level and offse) which allows he calculaion of he variable address in main memory. example: [A,B,C,D,+,*,] [E,F,+,] [G,*,+,- ] group group group 3 The evaluaion of such a polish sring requires he use of a working sorage classically organized as a push-down sack. All he operands of a given group are pushed, one afer he oher, ino he sack, in he same order as in he inpu sring, nex operaors are sequenially execued, poping he wo opmos elemens from he sack, and pushing he resul ono he sack. When all he operaors of he curren group are execued, he operands of he nex group are pushed ono he sack, and he above process is performed again. Therefore, wo processes appear when evaluaing a polish sring: -an ACCESS process which sores he operands ino he working sorage (eiher from he sring when immediae access, or from main memory in he oher case) -an EXECUTION process which execues he operaors, aking is operands ou of he working sorage and soring inermediae resuls ino i. Using a push-down sack as working sorage implies he sequenialiy of he wo above processes. The aim of his paper is o propose an evaluaion mehod which allows parallel execuion beween ACCESS and EXECUTION process: parallelism is made possible using a FI-FO queue insead of a PUSH-DOWN sack. Organizaion The above wo processes are execued by wo independen processors. Le PAC be he processor which sores he operands ino he FI-FO queue, and POP be he processor which execues he operaors, aking is operands ou of he queue. Hence, when POP is execuing an operaor, PAC can ACcess o a new operand and sore i ino he queue. example: sequenial execuion ABC D + * E F + G * + _ (using a STACK) I I I I I I I I I I I I I parallel execuion (using a QUEUE) ABC D E F G (PAC) J I I I I I I I + *+* + - (POP) I I I i I I I Such an organizaion requires a hird processor which is called PAN, whose work is he ANalysis of he inpu polish sring in order o generae insrucions for boh processors (PAC and POP). The archiecure is given by Figure. THE EVALUATION PROCESS USING A FIFO QUEUE Variables whose names appear in he inpu polish sring are sored ino he FIFO queue by he Access Processor. The sequence of he access insrucions is he same as he sequence of he variable names in he inpu sring. So, we can define he relaive locaion of any variable in he queue, depending on is relaive locaion in he inpu sring. Le S= (VII,..., VIDI, 0... Olm,..., V/... VpDI', PCP insrucion queue ~ [ ri~o ()QElIE I~ UAI!I ::::::r:ory FiguTe polish sring

3 A Pipeline Polish Sring Compuer 75 0, Oflm p ) be he inpu sring, where Vij is a variable name, and Oi j is an operaor name. If he relaive locaion of he firs variable VII is equal o, hen he locaion of any variable Vij is given by he formula: i (Vij) = Ln+j, wih no=o r=o How can we access o he operaris locaed in he queue The evaluaion of polish sring is a sequence of monadic or diadic operaors execuion. In a firs approach, le us consider ha all he operaors are diadic ones. We mus associae o each operaor is wo operands, whose locaions are parly defined by he nex wo rules: RULE : if Oil is a diadic operaor, hen is second operand is variable vin i, and is firs operand is eiher variable V/\-l if ni>, or he resul of he immediaely preceding operaor Oi- mi-l if ni =. RULE : for j = o ni, he second operand of operaor Oi j is he resul of he preceding operaor Oi j - We see ha he variables are no referred o as operands in he same order as in he inpu sring: for each group Gi= (V/;,,., V i, Oil,.. '; Oimi) he firs accessed variables are V{i and v i n i - as operands for operaor 0/, he las accessed variable V/. Hence, i is idle o pull he operands ou of he queue in a FIFO mode, since i should be necessary o sore hem again ino anoher memory, organized as a Pushdown sack. So, we propose o use he queue as a working sorage from which operands are accessed by means of wo poiners, and ino which inermediae resuls are sored during he evaluaion process. Definiion of wo poiners Le us define PI and P as wo poiners which hold respecively he address of he firs and second operand of any diadic operaor during he evaluaion process. As an example, le S= (VII, V/, V 3, 0\ 0, V \ V, O \ 0 ) be he inpu sring. The variables are sored ino he queue in he following manner:.-.. -R I v 3 vi firs-in v V las-in II ITJJI 'J I ' Push-dm-!Il sack Ii' ;;:::- GJ FOP!"I-FO Figure -Classical organizaion The inpu polish sring defines he sequence of operaions as follows: Figure 3 We mus generae orders for iniializing P on variable VIS, PIon variable V before execuing operaor 0/, whose resul is immediaely used as second operand for he nex operaor 0/, whereas poiner Pl mus be decremened by one in order o give he address of variable VII as firs operand for operaor 0 The nex diagram shows he successive saes of he queue and he successive values of poiners PI and P. Iniializaion of poiners Boh poiners PI and P mus be iniialized afer execuion of he las operaor of group Gi- (Oi- m i - ) and before execuion of he firs operaor of he nex group Gi(O/). We know ha poiner P gives he address of he locaion which holds he resuls of operaor r (Oi-l m i - ) : his address is equal o (Vi_ n i-l). We mus assign o P he address of he second operand of operaor 0/, which is variable vim i (from rule ), whose address is equal o i i-i (V{i) = L nr= L nr+ni r=o r=o = (V i - ) +ni So we mus incremen he previous value of P by nl Moreover, poiner PI mus hold he address of he firs operand of operaor 0/, which is eiher variable V i - if ni>, or he resul of operaor Oi-l mi-l if ni =.

4 76 Naional Compuer Conference, 976 iniial sae afer 0 afer 0 P I v~ I v! PI VI v PI VI v I v 3 P r(oi) P vi v V v r(o~) I v v p The inel'mediae saes of he queue Each ime a diadic operaor is execued, he locaion which holds he firs operand will be no more accessed: we say ha a "hole" is creaed or he he locaion becomes "empy". So, during evaluaion process, he sae of he queue is defined as a sequence of empy locaions followed by full locaions which hold eiher no ye accessed variables or inermediae resuls. We associae o he sae of he queue, afer execuion of any operaor Oi j a finie sequence {(d, ), (d, ), " (dk, k)}, where each di is he lengh of a full locaion sequence, and each i is he lengh of an empy locaion sequence before 0 vi v r(o~) I v P v p FIRST-IN d I~I.. I p P LAST-IN afer 0 afer o~ final sae ~_v_~ _'----_--'- -L ----L- ~ PI Figure 4 In boh cases: Pl=l(vi_ni- ) = (Vini) -=P- ifni>l, Pl= (vi_ni-) = (Vini) -ni=p- if nj=l So, we define an EXTRA-ORDER, generaed beween he execuion of Oi-l mi-l and he execuion of Oil, called UP (ni), which is inerpreed as: p The successive values of poiners PI and P can be defined relaed o he sae of he queue: P mus hold he address of he resul r (Oi j ), and PI mus poin o he full locaion downsream of he locaion poined by P. Each ime an operaor is execued, a new hole is creaed, herefore he las elemen of he sequence {(djj )} mus be modified: k is incremened by and dk is decremened by. During execuion, poiner PI will be decremened by one. However, dk may become zero, in which case poiner PI mus be decremened again by a value equal o k-, in order o poin o he firs full locaion downsream of P. In he same ime, he queue sae is updaed, by suppressing he las elemen k... k-l before o~ ~ p... p + n. ; pi... p - l. n. > l. I m.,r(oi~~ ) I p,... Vi + n. l. m i I r(oi_l ) v~ ". l. I ni'- I n. V.l. before UP(n i ) Vi l. n _ n. i V. V.l. afer UP (n. ) l. l. l. PI p af'er o~ C k!~. -!...,/ /.-- / p\ J, pi, P p~ Figure 5 Figure 6

5 A Pipeline Polish Sring Compuer 77 Conclusion-An exra-order called DO\VN mus be generaed by he PAN processor, when he queue sae is updaed: is execuion is defined by: Pl~Pl-n, where n is equal o k-, when he order is generaed. Modificaion of he queue sae before execuion of a new group Beween execuion of operaor Oi_l m - (he las operaor of group Gi- ) and execuion of operaor 0/ (he firs operaor of group G i ), an exra-order UP mus be generaed. This movemen of poiners corresponds o a modificaion of he queue sae: a new elemen (dk+, k+d is creaed, iniialized as follows: he new group Gi is defined as a sequence of ni operands, hence dk"'l~ni' and zero hole has been creaed, hence k+l~o. Conclusion-An exra-order called UP mus be generaed by PAN processor in order o updae he queue sae before he firs operaor of a new group. Is execuion is defined by: P~P+n ; Pl~P- where n is equal o dk=nh when he order is generaed. GENERATION OF EXTRA-ORDERS FOR THE MANAGEMENT OF THE POINTERS The proposed evaluaion process using a FIFO queue requires he generaion of exra orders for he managemen of he poiners. As shown above, hree kinds of orders mus be sen o he execuion processor: or -he firs kind consiss in all he monadic or diadic operaors, whose execuion is defined by: Q(P)~Q(Pl) <Op>Q(P) Q (P) ~<Op>Q (P) (diadic operaor) (monadic operaor) The arihmeic or logical diadic operaion is followed by a modificaion of poiner PI : '\ Pl~Pl-l k ~r(o~i-l) I n i BEFORE V. ;:::;; /%:.-. Vi : Pi, p -he second kind is he UP (n) exra-order which is execued when a new group is enered. I is defined as: P~P+n; Pl~P-. -he las kind is he DOWN (n) exra-order, which consiss in he updaing of poiner PI; i is defined as: Pl~Pl-n Evaluaion of he number of exra-orders o be generaed The number of exra-orders (nup+ndown) o be generaed only depends on he inpu sring. Le S= (V/,..., V/'\ all,..., Olm\..., V p \ Vl'n p, 0/,..., O"ml') be he inpu sring. Such a sring conains p N = :L.nr variable names, hence N access insrucions r-l for he access processor PAC, and p M = :,m r operaors, hence M insrucions for he exr-l ecuion processor POP. If all operaors are diadic ones, hen M=N -, bu in general we have M~N-l. Hence he iniial number of orders is equal o M+N~N-l. Each ime a new group is enered, one mus jump over is sequence of variables, ha is o say ha he number of exra UP orders o be generaed is equal o he number p of groups in he inpu sring. The evaluaion of he number of exra DOWN orders is a bi more difficul o do. Le ki be he number of exra DOWN orders generaed during he execuion of group Gi. The maximum value of ki is equal o i-i, since he queue has a maximum number of holes equal o i-l. Furhermore, each execued DOWN order decreases he number of furher possible DOWN orders by, since one hole is suppressed. i-i Hence we have O:S;k(~;: (i-i) - :,k j, for all i. j= When adding he above formula for all i, we ge: ~_../-.. ~,.~, r~. US~Kj:S;~ ~J-l} -L~Kj+. AFTER d k _ l, I _ k l ~= 0 ~'"i- r0~~ m. I v: i /":</': /' '0.-) v. ////Ir'i-l. Figure 7 - Pl? which becomes: Hence we have he number of exra Down orders given by O:S; kj:s; p (p; ) J= (p-l) (p-) p-l.

6 78 Naional Compuer Conference, 976 However, if he number N of variables is less han p (N S p), han he maximum number of diadic operaors is less han p-. As he p operaors all, 0..., Opl canno imply he generaion of a DOWN order, we have only p-i operaors which can do so. Hence he maximum number of exra DOWN orders is equal eiher o N -p- ifp+sn Sp, or o p- if N~p. Now i is easy o see ha he minimum rae of exraorders is given by: P MINRATES N- and he maximum is given by: Example: N- MAXRATES N - ifp+snsp, p- MAXRATES N - if N~p S= (A, B, C, *, +, D, -) In his case, here are p = groups, and N = 4 variables. Hence N~p MINRATES~ MAXRATEs~ memory a execuion ime. Hence, he bes soluion consiss in he analysis of he polish sring a execuion ime, since he compile ime soluion would slow down he global performance of he machine. The generaion is made by he analysis processor PAN, which can be considered as he conrol processor, and execue all he conrol funcion of he compuer. Algorihm for he generaion of exra-orders a execuion ime Generaion of orders is performed by he analysis processor PAN. Given he inpu polish sring, his processor mus generae orders owards boh processors PAC and POP, using he heoric sae of he queue, represened by he sequence {( d i i )} defined earlier. The sequence {(d ij j )} can be managed using a push-down conrol sack. Le TS and STS be he wo opmos elemens of he sack, which respecively hold he couples (d k, k ) and (d k -, k - ). These wo variables TS and STS are srucured as wo fields called D and T, so dk is equivalen o TS.D, k o TS.T ec. The generaion algorihm is illusraed in Figure 9, where he symbol (Fd represens he name of he funcion o be execued when he nex symbol in he inpu sring defines he sae ransiions. The nex symbol ype is represened eiher by [variable] or by [operaor]. Trade off beween compile ime and execuion ime for he generaion of he exra-orders The generaion of he inpu sring is performed by he compiler, which could easily generae exra-orders. However, he compiler becomes machine dependen in such a case, and he size of generaed code is increased, as he number of insrucion feches from main [variable] 4 50 fo.neraor] 0!J o:>erclncs in 5 Cjrours 0 5 N = number of oper3.nds Figure 8 Figure 9

7 A Pipeline Polish Sring Compuer 79 Funcion F iniializes he queue sae, by pushing he couple (-,0) ono he conrol sack. Funcion F generaes an Access Order owards he Access Processor, nex couns he number of variables in he curren group, by incremening he op of sack (TS.D~TS.D + ) Funcion F3 is execued when he firs operaor of he curren group is encounered. I occurs on he +_~~N~+~~~.c_~_ ~T ni +~ "\ T+_.c. _~+~~_!_ +l,..~ ~~_~_ I.LC:UICll.lVU LLV Vi - I.V vi' Ll.;::).LUl\JI.IVl.i. ;::).C ~CllCLaion of an UP exra-order, wih a parameer n equal o he number of variables in he curren group, which has been evaluaed by funcion F (he parameer is equal o ni since F has been execued ni imes). Funcion F4 generaes an Operaion order owards he execuion processor POP. If he operaor is a diadic one, hen he queue sae is updaed, modifying he op of sack elemen: TS.D~ TS.D - since here is one less operand in he las group, and TS. T ~TS.T+ since here is one more empy locaion in he las group. If TS.D becomes zero, an exra-order DOWN is generaed, wih a parameer n equal o he second op of sack elemen STS: one generaes DOWN (STS.T). Nex he queue sae is modified: STS.T--;-STS.T+TS.T since he lengh of he hole mus be incremened and PULL (TS) since he opmos elemen is deleed (STS becomes he op of sack). Funcion F5 is execued on he ransiion from Oi mi o Vi+ \ Le. when he firs variable of a new group is encounered. This funcion iniializes a new elemen on he sack, only if he previous op of sack represens a real group. if TS.D>O hen PUSH(l,O) else (TS.D~l, TS.T~O). Funcion F6 is execued on he occurrence of he endsymbol, which is any separaor symbol beween wo expressions (e.g. an Assign Symbol). I only verifies he correcness of he conrol sack sae, which mus be he empy sae. ARCHITECTURE OF A HIGH-LEVEL PIPELINE COMPUTER The firs secion of his paper has shown ha pipeline execuion of polish sring code is made possible using a FI-FO queue. In his secion, an archiecure is presened for a high-level pipeline compuer whose code is in polish sring forma. The dependency problem is firs sudied and a soluion is given. THE DEPENDENCY PROBLEM insrucion queues, or is in he process of execuion by processor POP, when he access o variable X insrucion eners he access processor PAC. The access processor mus be able o deec he fac ha boh insrucions refer o he same variable X, and ha he second insrucion migh have o be deferred unil he compleion of he firs insrucion, since a reference o he locaion of X in main memory would no give he rue value of variable X, bu is old value. The soluion consiss in he definiion of a conen addressable memory, organized in a FI-FO mode, which holds he name of he variables whose modificaion is deferred, and he name of he variables which have been jus modified. In he firs case (deferred modificaion), any reference o he variable is processed as an indirec reference by creaing a link beween he assignmen and all he deferred references. In he second case a reference o main memory is eliminaed, since he curren value of he variable is available in he conen-addressable memory afer he compleion of he las assignmen. Using he above mechanism, he access insrucion (VALUE X) can be deferred unil he compleion of he assignmen. All he deferred references are linked ogeher, eliminaing a number of memory references equal o he number of linked locaions. THE CONDITIONAL BRANCH PROBLEM Boh PAC and POP processors may be considered as SLAVES of he PAN processor in he following sense: hen only execue he inernal insrucions ha hey receive from he PAN processor. Moreover, every in- ~rk am A +- <expl> \ B C D E F G conen addressableb +- <exp> v V v V C +- <exp3> D... <exp4> \ @ E +- <exp5> L L L L coren U U (J U F +- <exp6>( E ) e E E E JI I ~ Assign E I when here <exp5> \. I Assign F when here G"'" <exp7>( E F. H... <ex!>b>( F ) ~ I \ <ex!'7> "" ~ ~ I II '.ssiqn G "Then here PAC poiner Suppose, for example, ha he high level insrucion "X~<exp>" has been prepared in boh PAC and POP e:-:pression : execuion process Figure 0

8 730 Naional Compuer Conference, 976 srucion belonging o he inpu sring is feched by he P AN processor. So, his processor can be considered as he MASTER of he conrol, and i is involved in all conrol funcions in he compuer during execuion of a single high-level program. When a condiional branch occurs, he PAN processor is no able o fech he nex insrucion, since he condiional expression is currenly in he process of evaluaion. However, he PAN processor may choose one insrucion among all he possible nex insrucions (generally wo). The probabiliy of a bad choice srongly depends on he conex of he condiional branch: i is much lower for a LOOP saemen han for an IF saemen. When a choice is made, we say ha he PAN processor eners a Condiional Sae, characerized by he fac ha is aciviy is limied o a preparaion work. Especially, if a condiional branch occurs during his condiional sae, no choice is made, he processor waiing for he resoluion of he firs condiional branch. When he value of he condiional expression is available, wo cases may occur: eiher he choice was good, in which case he process goes on wihou any modificaion, or he choice was bad, in which case all he prepared work mus be disabled. This is simply achieved by wriing as "empy" he inpu insrucion queues of boh PAC and POP processors which hold bad insrucions and updaing boh evaluaion and dependency queues by deleing he sequence of "bad" operands or "bad" deferred variables (hey are "bad" because hey belong o he bad choice). HOW TO SAVE THE EVALUATION CONTEXT The evaluaion conex (inermediae sae of he evaluaion queue) mus be saved when a "funcion call" occurs wihin an expression. Funcion calls are inroduced in he inpu polish code in he following manner: any operand can be eiher a variable name or a funcion call. The synax of a funcion call is (FCALL <name>, <parameer-lis>, ENTER). When FCALL is decoded by he analysis processor PAN, a special order is sen o he PAC insrucion queue ha calls for he address of a save area. This area is allocaed on he op of a push-down sack, since several funcion calls can be nesed. Nex, processor PAN, which knows he curren sae of he evaluaion queue, generaes a sequence of DOWN and SAVE orders owards he POP insrucion queue. Hence he curren sae of he evaluaion queue can be saved before he funcion is enered, all previous resuls being compaced ino he save area. When he funcion is reurned, processor PAC is capable o resore he iniial sae, pushing he funcion resul jus afer he resored values, and he evaluaion process goes on. THE GLOBAL ARCHITECTURE OF THE COMPUTER The pipeline compuer archiecure is shown by Figure. Each of he hree processors can run concurrenly. Their synchronizaion is daa-driven. Processor PAN feches high-level polish form insrucion sream from Main Memory, and execues all he conrol insrucions (IF, LOOP, GOTO,... ). I analyzes inpu expressions and generaes wo inernal insrucion sreams owards boh PAC (access insrucions) and POP (execuion of operaion). Two synchronous exchanges occur: he firs one is concerned wih he ransmission of he enry address when a procedure is enered. The second one is he compleion of a condiional expression which can disable he choice made by processor PAN on he occurrence of a condiional branch. SUMMARY The pipeline archiecure described in his paper is poenially capable of high performance. Is inpu code is in a polish sring forma ha can be direcly ranslaed from a block srucured high-level language. The pipeline execuion is based on a naural decomposiion ino conrol, access o operands and execuion of operaions, execued by hree concurren processors. PROr.RAM STORAGE Figure ll-archiecul'e of he pipeline compuer

9 A Pipeline Polish Sring Compuer 73 This compuer archiecure is currenljt in applicaion for he design of a PASCAL compuer. Each of he hree processors is in design using high speed macrologic componens in Low Power Schoky Technology., ACKNOWLEDGMENTS The auhors would like o hank Dr. F. Anceau for his consan encouragemen and helpful discussions and all members of he Compuer Archiecure Group of he Universiy of Grenoble for heir consrucive criicism. Special hanks go o Mrs. H. Diaz for preparing he paper. REFERENCES. Anderson, D. W., F. J. Sparacio and R. lvi. Tomasulo, "Sysemj360 :Model 9: Machine Philosophy and Insrucion Handling," IBMJR&D,, No., January 967, pp Thornon, J. E., "Parallel Operaion in he Conrol Daa 6600," AFIPS FJCC Con!. Proc. 6, Par II, Washingon, D.C., Sparan Books, 964, pp ~ elsoll; H. L.; Progmm, Opimizing Techniques for he CDC 6600 Cenral Processor, UCRL-489, Universiy of California, Lawrence Rad. Lab. 965, also KASA N Squire, J. S., "A Translaion Algorihm for a Muliple Processor Compuer," Proc. 8h ACM Na. Con!., Denver, Colorado, Baer, J. L. and D. P. Bove, "Compilaion of Arihmeic Expressions for Parallel Compuaions," IFIPS Congress 68, Augus 968, pp. B4-B0. 6. BURROUGHS B5500 Informaion Processing Sysems Re! ence Manual, Burroughs Corp., Deroi, Michigan, Sone, H. S., "A Pipeline Push-down Sack Compuer," Parallel Processor Sysems, Technologies and Applicaions, Chaper, pp Abrams, An APL Machine, Sanford Universiy, No. CS 7058, Tomasulo, R. :M., "An Efficien Algorihm for Exploiing :viuliple Arihmeic Unis," IBM Journal, January Flynn, M. J., "Very High Speed Compuing Sysems," Proceedings of he IEEE, Vol. 54, No., December Baille, G. G. and J. P. Schoellkopf, "Evaluaion of a Polish Form Expression on a FI-FO Queue," 975 SAGAMORE Compuer Conference on Parallel Processing, Augus 9-, 975, p Anceau, F., G. G. Baille and J. P. Schoellkopf, "Concepion Descendane des :Machines Informaiques, Applicaion i Une :Machine PASCAL," Rappor Conra IRIA-SESORI No , Ocober 0, 975.

10

PART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR

PART 1 REFERENCE INFORMATION CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONITOR . ~ PART 1 c 0 \,).,,.,, REFERENCE NFORMATON CONTROL DATA 6400 SYSTEMS CENTRAL PROCESSOR MONTOR n CONTROL DATA 6400 Compuer Sysems, sysem funcions are normally handled by he Monior locaed in a Peripheral

More information

Scheduling. Scheduling. EDA421/DIT171 - Parallel and Distributed Real-Time Systems, Chalmers/GU, 2011/2012 Lecture #4 Updated March 16, 2012

Scheduling. Scheduling. EDA421/DIT171 - Parallel and Distributed Real-Time Systems, Chalmers/GU, 2011/2012 Lecture #4 Updated March 16, 2012 EDA421/DIT171 - Parallel and Disribued Real-Time Sysems, Chalmers/GU, 2011/2012 Lecure #4 Updaed March 16, 2012 Aemps o mee applicaion consrains should be done in a proacive way hrough scheduling. Schedule

More information

MATH Differential Equations September 15, 2008 Project 1, Fall 2008 Due: September 24, 2008

MATH Differential Equations September 15, 2008 Project 1, Fall 2008 Due: September 24, 2008 MATH 5 - Differenial Equaions Sepember 15, 8 Projec 1, Fall 8 Due: Sepember 4, 8 Lab 1.3 - Logisics Populaion Models wih Harvesing For his projec we consider lab 1.3 of Differenial Equaions pages 146 o

More information

Chapter 4 Sequential Instructions

Chapter 4 Sequential Instructions Chaper 4 Sequenial Insrucions The sequenial insrucions of FBs-PLC shown in his chaper are also lised in secion 3.. Please refer o Chaper, "PLC Ladder diagram and he Coding rules of Mnemonic insrucion",

More information

CS 152 Computer Architecture and Engineering. Lecture 7 - Memory Hierarchy-II

CS 152 Computer Architecture and Engineering. Lecture 7 - Memory Hierarchy-II CS 152 Compuer Archiecure and Engineering Lecure 7 - Memory Hierarchy-II Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152

More information

COMP26120: Algorithms and Imperative Programming

COMP26120: Algorithms and Imperative Programming COMP26120 ecure C3 1/48 COMP26120: Algorihms and Imperaive Programming ecure C3: C - Recursive Daa Srucures Pee Jinks School of Compuer Science, Universiy of Mancheser Auumn 2011 COMP26120 ecure C3 2/48

More information

Implementing Ray Casting in Tetrahedral Meshes with Programmable Graphics Hardware (Technical Report)

Implementing Ray Casting in Tetrahedral Meshes with Programmable Graphics Hardware (Technical Report) Implemening Ray Casing in Terahedral Meshes wih Programmable Graphics Hardware (Technical Repor) Marin Kraus, Thomas Erl March 28, 2002 1 Inroducion Alhough cell-projecion, e.g., [3, 2], and resampling,

More information

MORPHOLOGICAL SEGMENTATION OF IMAGE SEQUENCES

MORPHOLOGICAL SEGMENTATION OF IMAGE SEQUENCES MORPHOLOGICAL SEGMENTATION OF IMAGE SEQUENCES B. MARCOTEGUI and F. MEYER Ecole des Mines de Paris, Cenre de Morphologie Mahémaique, 35, rue Sain-Honoré, F 77305 Fonainebleau Cedex, France Absrac. In image

More information

A Matching Algorithm for Content-Based Image Retrieval

A Matching Algorithm for Content-Based Image Retrieval A Maching Algorihm for Conen-Based Image Rerieval Sue J. Cho Deparmen of Compuer Science Seoul Naional Universiy Seoul, Korea Absrac Conen-based image rerieval sysem rerieves an image from a daabase using

More information

CS 152 Computer Architecture and Engineering. Lecture 6 - Memory

CS 152 Computer Architecture and Engineering. Lecture 6 - Memory CS 152 Compuer Archiecure and Engineering Lecure 6 - Memory Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152

More information

Data Structures and Algorithms. The material for this lecture is drawn, in part, from The Practice of Programming (Kernighan & Pike) Chapter 2

Data Structures and Algorithms. The material for this lecture is drawn, in part, from The Practice of Programming (Kernighan & Pike) Chapter 2 Daa Srucures and Algorihms The maerial for his lecure is drawn, in par, from The Pracice of Programming (Kernighan & Pike) Chaper 2 1 Moivaing Quoaion Every program depends on algorihms and daa srucures,

More information

Simple Network Management Based on PHP and SNMP

Simple Network Management Based on PHP and SNMP Simple Nework Managemen Based on PHP and SNMP Krasimir Trichkov, Elisavea Trichkova bsrac: This paper aims o presen simple mehod for nework managemen based on SNMP - managemen of Cisco rouer. The paper

More information

STRING DESCRIPTIONS OF DATA FOR DISPLAY*

STRING DESCRIPTIONS OF DATA FOR DISPLAY* SLAC-PUB-383 January 1968 STRING DESCRIPTIONS OF DATA FOR DISPLAY* J. E. George and W. F. Miller Compuer Science Deparmen and Sanford Linear Acceleraor Cener Sanford Universiy Sanford, California Absrac

More information

An Adaptive Spatial Depth Filter for 3D Rendering IP

An Adaptive Spatial Depth Filter for 3D Rendering IP JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.3, NO. 4, DECEMBER, 23 175 An Adapive Spaial Deph Filer for 3D Rendering IP Chang-Hyo Yu and Lee-Sup Kim Absrac In his paper, we presen a new mehod

More information

COSC 3213: Computer Networks I Chapter 6 Handout # 7

COSC 3213: Computer Networks I Chapter 6 Handout # 7 COSC 3213: Compuer Neworks I Chaper 6 Handou # 7 Insrucor: Dr. Marvin Mandelbaum Deparmen of Compuer Science York Universiy F05 Secion A Medium Access Conrol (MAC) Topics: 1. Muliple Access Communicaions:

More information

CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL

CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL CAMERA CALIBRATION BY REGISTRATION STEREO RECONSTRUCTION TO 3D MODEL Klečka Jan Docoral Degree Programme (1), FEEC BUT E-mail: xkleck01@sud.feec.vubr.cz Supervised by: Horák Karel E-mail: horak@feec.vubr.cz

More information

1.4 Application Separable Equations and the Logistic Equation

1.4 Application Separable Equations and the Logistic Equation 1.4 Applicaion Separable Equaions and he Logisic Equaion If a separable differenial equaion is wrien in he form f ( y) dy= g( x) dx, hen is general soluion can be wrien in he form f ( y ) dy = g ( x )

More information

Gauss-Jordan Algorithm

Gauss-Jordan Algorithm Gauss-Jordan Algorihm The Gauss-Jordan algorihm is a sep by sep procedure for solving a sysem of linear equaions which may conain any number of variables and any number of equaions. The algorihm is carried

More information

Outline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state

Outline. EECS Components and Design Techniques for Digital Systems. Lec 06 Using FSMs Review: Typical Controller: state Ouline EECS 5 - Componens and Design Techniques for Digial Sysems Lec 6 Using FSMs 9-3-7 Review FSMs Mapping o FPGAs Typical uses of FSMs Synchronous Seq. Circuis safe composiion Timing FSMs in verilog

More information

FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS

FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS FIELD PROGRAMMABLE GATE ARRAY (FPGA) AS A NEW APPROACH TO IMPLEMENT THE CHAOTIC GENERATORS Mohammed A. Aseeri and M. I. Sobhy Deparmen of Elecronics, The Universiy of Ken a Canerbury Canerbury, Ken, CT2

More information

Using CANopen Slave Driver

Using CANopen Slave Driver CAN Bus User Manual Using CANopen Slave Driver V1. Table of Conens 1. SDO Communicaion... 1 2. PDO Communicaion... 1 3. TPDO Reading and RPDO Wriing... 2 4. RPDO Reading... 3 5. CANopen Communicaion Parameer

More information

Network management and QoS provisioning - QoS in Frame Relay. . packet switching with virtual circuit service (virtual circuits are bidirectional);

Network management and QoS provisioning - QoS in Frame Relay. . packet switching with virtual circuit service (virtual circuits are bidirectional); QoS in Frame Relay Frame relay characerisics are:. packe swiching wih virual circui service (virual circuis are bidirecional);. labels are called DLCI (Daa Link Connecion Idenifier);. for connecion is

More information

CS 152 Computer Architecture and Engineering. Lecture 6 - Memory

CS 152 Computer Architecture and Engineering. Lecture 6 - Memory CS 152 Compuer Archiecure and Engineering Lecure 6 - Memory Krse Asanovic Elecrical Engineering and Compuer Sciences Universiy of California a Berkeley hp://www.eecs.berkeley.edu/~krse hp://ins.eecs.berkeley.edu/~cs152

More information

EECS 487: Interactive Computer Graphics

EECS 487: Interactive Computer Graphics EECS 487: Ineracive Compuer Graphics Lecure 7: B-splines curves Raional Bézier and NURBS Cubic Splines A represenaion of cubic spline consiss of: four conrol poins (why four?) hese are compleely user specified

More information

Sam knows that his MP3 player has 40% of its battery life left and that the battery charges by an additional 12 percentage points every 15 minutes.

Sam knows that his MP3 player has 40% of its battery life left and that the battery charges by an additional 12 percentage points every 15 minutes. 8.F Baery Charging Task Sam wans o ake his MP3 player and his video game player on a car rip. An hour before hey plan o leave, he realized ha he forgo o charge he baeries las nigh. A ha poin, he plugged

More information

BI-TEMPORAL INDEXING

BI-TEMPORAL INDEXING BI-TEMPORAL INDEXING Mirella M. Moro Uniersidade Federal do Rio Grande do Sul Poro Alegre, RS, Brazil hp://www.inf.ufrgs.br/~mirella/ Vassilis J. Tsoras Uniersiy of California, Rierside Rierside, CA 92521,

More information

MIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch

MIC2569. Features. General Description. Applications. Typical Application. CableCARD Power Switch CableCARD Power Swich General Descripion is designed o supply power o OpenCable sysems and CableCARD hoss. These CableCARDs are also known as Poin of Disribuion (POD) cards. suppors boh Single and Muliple

More information

CENG 477 Introduction to Computer Graphics. Modeling Transformations

CENG 477 Introduction to Computer Graphics. Modeling Transformations CENG 477 Inroducion o Compuer Graphics Modeling Transformaions Modeling Transformaions Model coordinaes o World coordinaes: Model coordinaes: All shapes wih heir local coordinaes and sies. world World

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab CMOS INEGRAED CIRCUI DESIGN ECHNIQUES Universiy of Ioannina Clocking Schemes Dep. of Compuer Science and Engineering Y. siaouhas CMOS Inegraed Circui Design echniques Overview 1. Jier Skew hroughpu Laency

More information

Assignment 2. Due Monday Feb. 12, 10:00pm.

Assignment 2. Due Monday Feb. 12, 10:00pm. Faculy of rs and Science Universiy of Torono CSC 358 - Inroducion o Compuer Neworks, Winer 218, LEC11 ssignmen 2 Due Monday Feb. 12, 1:pm. 1 Quesion 1 (2 Poins): Go-ack n RQ In his quesion, we review how

More information

Test - Accredited Configuration Engineer (ACE) Exam - PAN-OS 6.0 Version

Test - Accredited Configuration Engineer (ACE) Exam - PAN-OS 6.0 Version Tes - Accredied Configuraion Engineer (ACE) Exam - PAN-OS 6.0 Version ACE Exam Quesion 1 of 50. Which of he following saemens is NOT abou Palo Alo Neworks firewalls? Sysem defauls may be resored by performing

More information

Shortest Path Algorithms. Lecture I: Shortest Path Algorithms. Example. Graphs and Matrices. Setting: Dr Kieran T. Herley.

Shortest Path Algorithms. Lecture I: Shortest Path Algorithms. Example. Graphs and Matrices. Setting: Dr Kieran T. Herley. Shores Pah Algorihms Background Seing: Lecure I: Shores Pah Algorihms Dr Kieran T. Herle Deparmen of Compuer Science Universi College Cork Ocober 201 direced graph, real edge weighs Le he lengh of a pah

More information

Performance Evaluation of Implementing Calls Prioritization with Different Queuing Disciplines in Mobile Wireless Networks

Performance Evaluation of Implementing Calls Prioritization with Different Queuing Disciplines in Mobile Wireless Networks Journal of Compuer Science 2 (5): 466-472, 2006 ISSN 1549-3636 2006 Science Publicaions Performance Evaluaion of Implemening Calls Prioriizaion wih Differen Queuing Disciplines in Mobile Wireless Neworks

More information

The Roots of Lisp paul graham

The Roots of Lisp paul graham The Roos of Lisp paul graham Draf, January 18, 2002. In 1960, John McCarhy published a remarkable paper in which he did for programming somehing like wha Euclid did for geomery. 1 He showed how, given

More information

Packet Scheduling in a Low-Latency Optical Interconnect with Electronic Buffers

Packet Scheduling in a Low-Latency Optical Interconnect with Electronic Buffers Packe cheduling in a Low-Laency Opical Inerconnec wih Elecronic Buffers Lin Liu Zhenghao Zhang Yuanyuan Yang Dep Elecrical & Compuer Engineering Compuer cience Deparmen Dep Elecrical & Compuer Engineering

More information

Constant-Work-Space Algorithms for Shortest Paths in Trees and Simple Polygons

Constant-Work-Space Algorithms for Shortest Paths in Trees and Simple Polygons Journal of Graph Algorihms and Applicaions hp://jgaa.info/ vol. 15, no. 5, pp. 569 586 (2011) Consan-Work-Space Algorihms for Shores Pahs in Trees and Simple Polygons Tesuo Asano 1 Wolfgang Mulzer 2 Yajun

More information

Quick Verification of Concurrent Programs by Iteratively Relaxed Scheduling

Quick Verification of Concurrent Programs by Iteratively Relaxed Scheduling Quick Verificaion of Concurren Programs by Ieraively Relaxed Scheduling Parick Mezler, Habib Saissi, Péer Bokor, Neeraj Suri Technische Univerisä Darmsad, Germany {mezler, saissi, pbokor, suri}@deeds.informaik.u-darmsad.de

More information

AML710 CAD LECTURE 11 SPACE CURVES. Space Curves Intrinsic properties Synthetic curves

AML710 CAD LECTURE 11 SPACE CURVES. Space Curves Intrinsic properties Synthetic curves AML7 CAD LECTURE Space Curves Inrinsic properies Synheic curves A curve which may pass hrough any region of hreedimensional space, as conrased o a plane curve which mus lie on a single plane. Space curves

More information

Midterm Exam Announcements

Midterm Exam Announcements Miderm Exam Noe: This was a challenging exam. CSCI 4: Principles o Programming Languages Lecure 1: Excepions Insrucor: Dan Barowy Miderm Exam Scores 18 16 14 12 10 needs improvemen 8 6 4 2 0 0-49 50-59

More information

STEREO PLANE MATCHING TECHNIQUE

STEREO PLANE MATCHING TECHNIQUE STEREO PLANE MATCHING TECHNIQUE Commission III KEY WORDS: Sereo Maching, Surface Modeling, Projecive Transformaion, Homography ABSTRACT: This paper presens a new ype of sereo maching algorihm called Sereo

More information

A time-space consistency solution for hardware-in-the-loop simulation system

A time-space consistency solution for hardware-in-the-loop simulation system Inernaional Conference on Advanced Elecronic Science and Technology (AEST 206) A ime-space consisency soluion for hardware-in-he-loop simulaion sysem Zexin Jiang a Elecric Power Research Insiue of Guangdong

More information

Lecture 18: Mix net Voting Systems

Lecture 18: Mix net Voting Systems 6.897: Advanced Topics in Crypography Apr 9, 2004 Lecure 18: Mix ne Voing Sysems Scribed by: Yael Tauman Kalai 1 Inroducion In he previous lecure, we defined he noion of an elecronic voing sysem, and specified

More information

Definition and examples of time series

Definition and examples of time series Definiion and examples of ime series A ime series is a sequence of daa poins being recorded a specific imes. Formally, le,,p be a probabiliy space, and T an index se. A real valued sochasic process is

More information

Chapter 8 LOCATION SERVICES

Chapter 8 LOCATION SERVICES Disribued Compuing Group Chaper 8 LOCATION SERVICES Mobile Compuing Winer 2005 / 2006 Overview Mobile IP Moivaion Daa ransfer Encapsulaion Locaion Services & Rouing Classificaion of locaion services Home

More information

Coded Caching with Multiple File Requests

Coded Caching with Multiple File Requests Coded Caching wih Muliple File Requess Yi-Peng Wei Sennur Ulukus Deparmen of Elecrical and Compuer Engineering Universiy of Maryland College Park, MD 20742 ypwei@umd.edu ulukus@umd.edu Absrac We sudy a

More information

C 1. Last Time. CSE 490/590 Computer Architecture. Cache I. Branch Delay Slots (expose control hazard to software)

C 1. Last Time. CSE 490/590 Computer Architecture. Cache I. Branch Delay Slots (expose control hazard to software) CSE 490/590 Compuer Archiecure Cache I Seve Ko Compuer Sciences and Engineering Universiy a Buffalo Las Time Pipelining hazards Srucural hazards hazards Conrol hazards hazards Sall Bypass Conrol hazards

More information

Automatic Calculation of Coverage Profiles for Coverage-based Testing

Automatic Calculation of Coverage Profiles for Coverage-based Testing Auomaic Calculaion of Coverage Profiles for Coverage-based Tesing Raimund Kirner 1 and Waler Haas 1 Vienna Universiy of Technology, Insiue of Compuer Engineering, Vienna, Ausria, raimund@vmars.uwien.ac.a

More information

Learning in Games via Opponent Strategy Estimation and Policy Search

Learning in Games via Opponent Strategy Estimation and Policy Search Learning in Games via Opponen Sraegy Esimaion and Policy Search Yavar Naddaf Deparmen of Compuer Science Universiy of Briish Columbia Vancouver, BC yavar@naddaf.name Nando de Freias (Supervisor) Deparmen

More information

THE EQUIVALENCE OF MODELS OF TASKING + by Daniel M. Berry Brown University

THE EQUIVALENCE OF MODELS OF TASKING + by Daniel M. Berry Brown University THE EQUVALENCE OF MODELS OF TASKNG + by Daniel M. Berry Brown Universiy Absrac. A echnique for proving he equivalence of implemenaions of muli-asking programming languages is developed and applied o proving

More information

Less Pessimistic Worst-Case Delay Analysis for Packet-Switched Networks

Less Pessimistic Worst-Case Delay Analysis for Packet-Switched Networks Less Pessimisic Wors-Case Delay Analysis for Packe-Swiched Neworks Maias Wecksén Cenre for Research on Embedded Sysems P O Box 823 SE-31 18 Halmsad maias.wecksen@hh.se Magnus Jonsson Cenre for Research

More information

Web System for the Remote Control and Execution of an IEC Application

Web System for the Remote Control and Execution of an IEC Application Web Sysem for he Remoe Conrol and Execuion of an IEC 61499 Applicaion Oana ROHAT, Dan POPESCU Faculy of Auomaion and Compuer Science, Poliehnica Universiy, Splaiul Independenței 313, Bucureși, 060042,

More information

Optimal Crane Scheduling

Optimal Crane Scheduling Opimal Crane Scheduling Samid Hoda, John Hooker Laife Genc Kaya, Ben Peerson Carnegie Mellon Universiy Iiro Harjunkoski ABB Corporae Research EWO - 13 November 2007 1/16 Problem Track-mouned cranes move

More information

Distributed Task Negotiation in Modular Robots

Distributed Task Negotiation in Modular Robots Disribued Task Negoiaion in Modular Robos Behnam Salemi, eer Will, and Wei-Min Shen USC Informaion Sciences Insiue and Compuer Science Deparmen Marina del Rey, USA, {salemi, will, shen}@isi.edu Inroducion

More information

Polling Efficiently on Stock Hardware

Polling Efficiently on Stock Hardware Polling Efficienly on Sock Hardware Marc Feeley D6paremen d nformaique e Recherche Opi%aionnelle Universi4 de Monr&l C.P. 628, SUCC. A, Monr&l, Canada H3C 3J7 f eeley@iro.umonreal. ca Absrac Two sraegies

More information

Voltair Version 2.5 Release Notes (January, 2018)

Voltair Version 2.5 Release Notes (January, 2018) Volair Version 2.5 Release Noes (January, 2018) Inroducion 25-Seven s new Firmware Updae 2.5 for he Volair processor is par of our coninuing effors o improve Volair wih new feaures and capabiliies. For

More information

Verified Validation of Lazy Code Motion

Verified Validation of Lazy Code Motion Verified Validaion of Lazy Code Moion Jean-Bapise Trisan, Xavier Leroy To cie his version: Jean-Bapise Trisan, Xavier Leroy. Verified Validaion of Lazy Code Moion. ACM SIGPLAN conference on Programming

More information

NEWTON S SECOND LAW OF MOTION

NEWTON S SECOND LAW OF MOTION Course and Secion Dae Names NEWTON S SECOND LAW OF MOTION The acceleraion of an objec is defined as he rae of change of elociy. If he elociy changes by an amoun in a ime, hen he aerage acceleraion during

More information

Verified Validation of Lazy Code Motion

Verified Validation of Lazy Code Motion Verified Validaion of Lazy Code Moion Jean-Bapise Trisan INRIA Paris-Rocquencour jean-bapise.risan@inria.fr Xavier Leroy INRIA Paris-Rocquencour xavier.leroy@inria.fr Absrac Translaion validaion esablishes

More information

An Efficient Delivery Scheme for Coded Caching

An Efficient Delivery Scheme for Coded Caching 201 27h Inernaional Teleraffic Congress An Efficien Delivery Scheme for Coded Caching Abinesh Ramakrishnan, Cedric Wesphal and Ahina Markopoulou Deparmen of Elecrical Engineering and Compuer Science, Universiy

More information

Motor Control. 5. Control. Motor Control. Motor Control

Motor Control. 5. Control. Motor Control. Motor Control 5. Conrol In his chaper we will do: Feedback Conrol On/Off Conroller PID Conroller Moor Conrol Why use conrol a all? Correc or wrong? Supplying a cerain volage / pulsewidh will make he moor spin a a cerain

More information

4. Minimax and planning problems

4. Minimax and planning problems CS/ECE/ISyE 524 Inroducion o Opimizaion Spring 2017 18 4. Minima and planning problems ˆ Opimizing piecewise linear funcions ˆ Minima problems ˆ Eample: Chebyshev cener ˆ Muli-period planning problems

More information

Rule-Based Multi-Query Optimization

Rule-Based Multi-Query Optimization Rule-Based Muli-Query Opimizaion Mingsheng Hong Dep. of Compuer cience Cornell Universiy mshong@cs.cornell.edu Johannes Gehrke Dep. of Compuer cience Cornell Universiy johannes@cs.cornell.edu Mirek Riedewald

More information

Po,,ll. I Appll I APP2 I I App3 I. Illll Illlllll II Illlll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illlll Illl Illl Illl

Po,,ll. I Appll I APP2 I I App3 I. Illll Illlllll II Illlll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illlll Illl Illl Illl Illll Illlllll II Illlll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illll Illlll Illl Illl Illl US 20110153728A1 (19) nied Saes (12) Paen Applicaion Publicaion (10) Pub. No.: S 2011/0153728

More information

Why Waste a Perfectly Good Abstraction?

Why Waste a Perfectly Good Abstraction? Why Wase a Perfecly Good Absracion? Arie Gurfinkel and Marsha Chechik Deparmen of Compuer Science, Universiy of Torono, Torono, ON M5S 3G4, Canada. Email: arie,chechik@cs.orono.edu Absrac. Sofware model-checking

More information

A Progressive-ILP Based Routing Algorithm for Cross-Referencing Biochips

A Progressive-ILP Based Routing Algorithm for Cross-Referencing Biochips 16.3 A Progressive-ILP Based Rouing Algorihm for Cross-Referencing Biochips Ping-Hung Yuh 1, Sachin Sapanekar 2, Chia-Lin Yang 1, Yao-Wen Chang 3 1 Deparmen of Compuer Science and Informaion Engineering,

More information

source managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The

source managemen, naming, proecion, and service provisions. This paper concenraes on he basic processor scheduling aspecs of resource managemen. 2 The Virual Compuers A New Paradigm for Disribued Operaing Sysems Banu Ozden y Aaron J. Goldberg Avi Silberschaz z 600 Mounain Ave. AT&T Bell Laboraories Murray Hill, NJ 07974 Absrac The virual compuers (VC)

More information

Handling uncertainty in semantic information retrieval process

Handling uncertainty in semantic information retrieval process Handling uncerainy in semanic informaion rerieval process Chkiwa Mounira 1, Jedidi Anis 1 and Faiez Gargouri 1 1 Mulimedia, InfoRmaion sysems and Advanced Compuing Laboraory Sfax Universiy, Tunisia m.chkiwa@gmail.com,

More information

USBFC (USB Function Controller)

USBFC (USB Function Controller) USBFC () EIFUFAL501 User s Manual Doc #: 88-02-E01 Revision: 2.0 Dae: 03/24/98 (USBFC) 1. Highlighs... 4 1.1 Feaures... 4 1.2 Overview... 4 1.3 USBFC Block Diagram... 5 1.4 USBFC Typical Sysem Block Diagram...

More information

Announcements. TCP Congestion Control. Goals of Today s Lecture. State Diagrams. TCP State Diagram

Announcements. TCP Congestion Control. Goals of Today s Lecture. State Diagrams. TCP State Diagram nnouncemens TCP Congesion Conrol Projec #3 should be ou onigh Can do individual or in a eam of 2 people Firs phase due November 16 - no slip days Exercise good (beer) ime managemen EE 122: Inro o Communicaion

More information

A GRAPHICS PROCESSING UNIT IMPLEMENTATION OF THE PARTICLE FILTER

A GRAPHICS PROCESSING UNIT IMPLEMENTATION OF THE PARTICLE FILTER A GRAPHICS PROCESSING UNIT IMPLEMENTATION OF THE PARTICLE FILTER Gusaf Hendeby, Jeroen D. Hol, Rickard Karlsson, Fredrik Gusafsson Deparmen of Elecrical Engineering Auomaic Conrol Linköping Universiy,

More information

Improving the Efficiency of Dynamic Service Provisioning in Transport Networks with Scheduled Services

Improving the Efficiency of Dynamic Service Provisioning in Transport Networks with Scheduled Services Improving he Efficiency of Dynamic Service Provisioning in Transpor Neworks wih Scheduled Services Ralf Hülsermann, Monika Jäger and Andreas Gladisch Technologiezenrum, T-Sysems, Goslarer Ufer 35, D-1585

More information

Delayed reservation decision in optical burst switching networks with optical buffers. Title. Li, GM; Li, VOK; Li, CY; Wai, PKA

Delayed reservation decision in optical burst switching networks with optical buffers. Title. Li, GM; Li, VOK; Li, CY; Wai, PKA Tile Delayed reservaion decision in opical burs swiching neworks wih opical buffers Auhor(s) Li, GM; Li, VOK; Li, CY; Wai, PKA Ciaion The 3rd nernaional Conference on Communicaions and Neworking in China

More information

NRMI: Natural and Efficient Middleware

NRMI: Natural and Efficient Middleware NRMI: Naural and Efficien Middleware Eli Tilevich and Yannis Smaragdakis Cener for Experimenal Research in Compuer Sysems (CERCS), College of Compuing, Georgia Tech {ilevich, yannis}@cc.gaech.edu Absrac

More information

A Formalization of Ray Casting Optimization Techniques

A Formalization of Ray Casting Optimization Techniques A Formalizaion of Ray Casing Opimizaion Techniques J. Revelles, C. Ureña Dp. Lenguajes y Sisemas Informáicos, E.T.S.I. Informáica, Universiy of Granada, Spain e-mail: [jrevelle,almagro]@ugr.es URL: hp://giig.ugr.es

More information

A GRAPHICS PROCESSING UNIT IMPLEMENTATION OF THE PARTICLE FILTER

A GRAPHICS PROCESSING UNIT IMPLEMENTATION OF THE PARTICLE FILTER A GRAPHICS PROCESSING UNIT IMPLEMENTATION OF THE PARTICLE FILTER ABSTRACT Modern graphics cards for compuers, and especially heir graphics processing unis (GPUs), are designed for fas rendering of graphics.

More information

IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. XX, NO. XX, XX XXXX 1

IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. XX, NO. XX, XX XXXX 1 This is he auhor's version of an aricle ha has been published in his journal. Changes were made o his version by he publisher prior o publicaion. IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. XX,

More information

Dimmer time switch AlphaLux³ D / 27

Dimmer time switch AlphaLux³ D / 27 Dimmer ime swich AlphaLux³ D2 426 26 / 27! Safey noes This produc should be insalled in line wih insallaion rules, preferably by a qualified elecrician. Incorrec insallaion and use can lead o risk of elecric

More information

The Impact of Product Development on the Lifecycle of Defects

The Impact of Product Development on the Lifecycle of Defects The Impac of Produc Developmen on he Lifecycle of Rudolf Ramler Sofware Compeence Cener Hagenberg Sofware Park 21 A-4232 Hagenberg, Ausria +43 7236 3343 872 rudolf.ramler@scch.a ABSTRACT This paper invesigaes

More information

Analysis of Various Types of Bugs in the Object Oriented Java Script Language Coding

Analysis of Various Types of Bugs in the Object Oriented Java Script Language Coding Indian Journal of Science and Technology, Vol 8(21), DOI: 10.17485/ijs/2015/v8i21/69958, Sepember 2015 ISSN (Prin) : 0974-6846 ISSN (Online) : 0974-5645 Analysis of Various Types of Bugs in he Objec Oriened

More information

Fully Dynamic Algorithm for Top-k Densest Subgraphs

Fully Dynamic Algorithm for Top-k Densest Subgraphs Fully Dynamic Algorihm for Top-k Denses Subgraphs Muhammad Anis Uddin Nasir 1, Arisides Gionis 2, Gianmarco De Francisci Morales 3 Sarunas Girdzijauskas 4 Royal Insiue of Technology, Sweden Aalo Universiy,

More information

IDEF3 Process Description Capture Method

IDEF3 Process Description Capture Method IDEF3 Process Descripion Capure Mehod IDEF3 is par of he IDEF family of mehods developmen funded by he US Air Force o provide modelling suppor for sysems engineering and enerprise inegraion 2 IDEF3 Mehod

More information

Querying Moving Objects in SECONDO

Querying Moving Objects in SECONDO Querying Moving Objecs in SECONDO Vicor Teixeira de Almeida, Ralf Harmu Güing, and Thomas Behr LG Daenbanksyseme für neue Anwendungen Fachbereich Informaik, Fernuniversiä Hagen D-58084 Hagen, Germany {vicor.almeida,

More information

SOT: Compact Representation for Triangle and Tetrahedral Meshes

SOT: Compact Representation for Triangle and Tetrahedral Meshes SOT: Compac Represenaion for Triangle and Terahedral Meshes Topraj Gurung and Jarek Rossignac School of Ineracive Compuing, College of Compuing, Georgia Insiue of Technology, Alana, GA ABSTRACT The Corner

More information

A PARALLEL IMPLEMENTATION OF THE BLOCK-PARTITIONED. Key words. Symmetric multifrontal method, supernode, Takahashi equations,

A PARALLEL IMPLEMENTATION OF THE BLOCK-PARTITIONED. Key words. Symmetric multifrontal method, supernode, Takahashi equations, A PARALLEL IMPLEMENTATION OF THE BLOCK-PARTITIONED INVERSE MULTIFRONTAL ZSPARSE ALGORITHM YOGIN E. CAMPBELL AND TIMOTHY A. DAVIS y Technical Repor TR-95-023, Compuer and Informaion Sciences Deparmen, Universiy

More information

4 Error Control. 4.1 Issues with Reliable Protocols

4 Error Control. 4.1 Issues with Reliable Protocols 4 Error Conrol Jus abou all communicaion sysems aemp o ensure ha he daa ges o he oher end of he link wihou errors. Since i s impossible o build an error-free physical layer (alhough some shor links can

More information

Difficulty-aware Hybrid Search in Peer-to-Peer Networks

Difficulty-aware Hybrid Search in Peer-to-Peer Networks Difficuly-aware Hybrid Search in Peer-o-Peer Neworks Hanhua Chen, Hai Jin, Yunhao Liu, Lionel M. Ni School of Compuer Science and Technology Huazhong Univ. of Science and Technology {chenhanhua, hjin}@hus.edu.cn

More information

The Data Locality of Work Stealing

The Data Locality of Work Stealing The Daa Localiy of Work Sealing Umu A. Acar School of Compuer Science Carnegie Mellon Universiy umu@cs.cmu.edu Guy E. Blelloch School of Compuer Science Carnegie Mellon Universiy guyb@cs.cmu.edu Rober

More information

Axiomatic Foundations and Algorithms for Deciding Semantic Equivalences of SQL Queries

Axiomatic Foundations and Algorithms for Deciding Semantic Equivalences of SQL Queries Axiomaic Foundaions and Algorihms for Deciding Semanic Equivalences of SQL Queries Shumo Chu, Brendan Murphy, Jared Roesch, Alvin Cheung, Dan Suciu Paul G. Allen School of Compuer Science and Engineering

More information

Chapter 3 MEDIA ACCESS CONTROL

Chapter 3 MEDIA ACCESS CONTROL Chaper 3 MEDIA ACCESS CONTROL Overview Moivaion SDMA, FDMA, TDMA Aloha Adapive Aloha Backoff proocols Reservaion schemes Polling Disribued Compuing Group Mobile Compuing Summer 2003 Disribued Compuing

More information

tr_lisp.asc Page 1 McESE-FranzLISP: McMASTER EXPERT SYSTEM EXTENSION OF FranzLISP F. Franek Technical Report no TR-22/88

tr_lisp.asc Page 1 McESE-FranzLISP: McMASTER EXPERT SYSTEM EXTENSION OF FranzLISP F. Franek Technical Report no TR-22/88 r_lisp.asc Page 1 McESE-FranzLISP: McMASTER EXPERT SYSTEM EXTENSION OF FranzLISP F. Franek Technical Repor no TR-22/88 Deparmen of Compuer Science and Sysems McMaser Universiy 1988 McESE-FranzLISP: McMASTER

More information

The University of Sheffield Department of Computer Science. Indexing XML Databases: Classifications, Problems Identification and a New Approach

The University of Sheffield Department of Computer Science. Indexing XML Databases: Classifications, Problems Identification and a New Approach The Universiy of Sheffield Deparmen of Compuer Science Indexing XML Daabases: Classificaions, Problems Idenificaion and a New Approach Research Memorandum CS-7-5 Mohammed Al-Badawi Compuer Science Dep

More information

Mobile Robots Mapping

Mobile Robots Mapping Mobile Robos Mapping 1 Roboics is Easy conrol behavior percepion modelling domain model environmen model informaion exracion raw daa planning ask cogniion reasoning pah planning navigaion pah execuion

More information

Landmarks: A New Model for Similarity-Based Pattern Querying in Time Series Databases

Landmarks: A New Model for Similarity-Based Pattern Querying in Time Series Databases Lmarks: A New Model for Similariy-Based Paern Querying in Time Series Daabases Chang-Shing Perng Haixun Wang Sylvia R. Zhang D. So Parker perng@cs.ucla.edu hxwang@cs.ucla.edu Sylvia Zhang@cle.com so@cs.ucla.edu

More information

Petri Nets for Object-Oriented Modeling

Petri Nets for Object-Oriented Modeling Peri Nes for Objec-Oriened Modeling Sefan Wi Absrac Ensuring he correcness of concurren rograms is difficul since common aroaches for rogram design do no rovide aroriae mehods This aer gives a brief inroducion

More information

A New Semantic Cache Management Method in Mobile Databases

A New Semantic Cache Management Method in Mobile Databases Journal o Compuer Science 1 (3): 351-354, 25 ISSN 1549-3636 Science Publicaions, 25 A New Semanic Cache Managemen Mehod in Mobile Daabases Shengei Shi, Jianzhong Li and Chaokun Wang School o Compuer Science

More information

Open Access Research on an Improved Medical Image Enhancement Algorithm Based on P-M Model. Luo Aijing 1 and Yin Jin 2,* u = div( c u ) u

Open Access Research on an Improved Medical Image Enhancement Algorithm Based on P-M Model. Luo Aijing 1 and Yin Jin 2,* u = div( c u ) u Send Orders for Reprins o reprins@benhamscience.ae The Open Biomedical Engineering Journal, 5, 9, 9-3 9 Open Access Research on an Improved Medical Image Enhancemen Algorihm Based on P-M Model Luo Aijing

More information

Low-Cost WLAN based. Dr. Christian Hoene. Computer Science Department, University of Tübingen, Germany

Low-Cost WLAN based. Dr. Christian Hoene. Computer Science Department, University of Tübingen, Germany Low-Cos WLAN based Time-of-fligh fligh Trilaeraion Precision Indoor Personnel Locaion and Tracking for Emergency Responders Third Annual Technology Workshop, Augus 5, 2008 Worceser Polyechnic Insiue, Worceser,

More information

Optimizing the Processing Performance of a Smart DMA Controller for LTE Terminals

Optimizing the Processing Performance of a Smart DMA Controller for LTE Terminals Opimizing he Processing Performance of a Smar DMA Conroller for LTE Terminals David Szczesny, Sebasian Hessel, Shadi Traboulsi, Aila Bilgic Insiue for Inegraed Sysems, Ruhr-Universiä Bochum D-78 Bochum,

More information

arxiv: v1 [cs.na] 11 May 2017

arxiv: v1 [cs.na] 11 May 2017 Cache-oblivious Marix Muliplicaion for Exac Facorisaion arxiv:175.487v1 [cs.na] 11 May 217 Faima K. Abu Salem 1 Compuer Science Deparmen, American Universiy of Beiru, P. O. Box 11-236, Riad El Solh, Beiru

More information

A Hardware Implementation of the Compact Genetic Algorithm

A Hardware Implementation of the Compact Genetic Algorithm A Hardware Implemenaion of he Compac Geneic Algorihm Chachawi Apornewan Deparmen of Compuer Engineering Faculy of Engineering, Chulalongkorn Universiy Bangkok 0330, Thailand 437043@chula.ac.h Prabhas Chongsivaana

More information