International Journal of Advanced Research in Computer Engineering & Technology (IJARCET) Volume 3 Issue 9, September 2014

Size: px
Start display at page:

Download "International Journal of Advanced Research in Computer Engineering & Technology (IJARCET) Volume 3 Issue 9, September 2014"

Transcription

1 Concurrent Fault Detection for Orthogonal Latin Quadrangle Encoders and Condition Computation M.Sravani 1, P.Praveen kumar 2, 1, M.Tech Student, 2 Asst. Prof 1, 2 Department of ECE, KMM ENGINEERING COLLEGE, TIRUPATHI, Andhrapradesh, India, Abstract fault correction codes (FCCs) are usually used to defend recollections aligned with responsibility. amongst FCCs, orthogonal Latin quadrangle (OLQ) policy have increase transformed concentration for reminiscence SFCurity due to their modularity and the straightforwardness of the decipher algorithm that facilitate low holdup implementations. An important concern is that as FCCs is used, the encoder and decoder path can also experience fault. In this concise, a simultaneous fault uncovering system for OLQ code encoders and condition calculation is projected and evaluate. The projected scheme uses the possessions of OLQ codes to professionally execute a parity calculation system that detect all fault that affect a particular course lump I. INTRODUCTION Fault Modification Policy (FMPs) have been used to guard memories for a many of years. There is a large choice of codes that are utilized or have been projected for recollection relevance. Single fault correction (SFC) codes that can accurate one bit per statement are usually utilized. More sophisticated policy that cans also accurate twice contiguous fault or double responsibility in universal have also be calculated. The utilize of more multifaceted codes that can accurate more fault is limited by their collision on delay and power, which can edge their applicability to memory design. To surmount that issue, the use of code that are one stair mainstream logic decodable (OS-MLD) has newly been projected. OS-MLD codes can be decipher with low latency and are, consequently, used to defend recollections. Among the code that is OS-MLD, a type of Euclidean geometry (EG) code has been projected to protect recollections. The utilize of dissimilarity set code has also been newly analyze in. Another kind of code that is OS-MLD is orthogonal Latin quadrangle (OLQ) code This utilize of OLQ code has gain transformed concentration for intercom- sections, recollections, and cache. This is due to their modularity such that the fault alteration capability can be simply modified to the fault rate or to the mode of process. OLQ code classically requires more equivalence bits than other code to correct the similar number of liability. However, their modularity and the uncomplicated and low delay decode completion (as OLQ codes are OS-MLD), equalize this difficulty in numerous request. An significant concern is that the encoder and decoder circuit desirable to utilize (FCCs) can also experience fault. When a responsibility affects the encoder, a mistaken word may be printed into the recollection. A fault in the decoder can reason a accurate word to be interpreted as erroneous or the other way around, an incorrect word toward be interpret as a accurate statement. The security of the encoders and decoders has been considered for dissimilar FCCs. For instance, in EG codes were studied. The defense of Reed Solomon, Hamming, and BCH encoders and decoders has also been calculated, and more universal technique for methodical and recurring codes has been projected. Finally, the defense of encoders for SFC codes alongside soft fault was discussed. The FCC encoder calculates the parity bits, and in the majority cases the decoder starts by glance the parity bits to sense faults. This is usually referred to as condition calculation. For some codes, it is probable to achieve indoctrination and condition calculation in sequence based on the possessions of the code. However, when impediment has to be low, similar implementations are chosen. This is the case for OLQ codes that are usually utilize in high-speed appliance. The reader is referred to for a comprehensive conversation of FCC encoders and decoders. After condition calculation, when fault are detect, the rest of the decode is done to accurate the faults. This revenue that generate and inspection the equivalence bits are significant parts of the encoder and decoder circuitry. Therefore, its defense is an significant subject. In this brief, the guard of the encoders and condition calculation for OLQ codes when utilize in SRAM recollections and caches is measured. Based on the detailed property of these codes, it is revealed that parity calculation is an successful method to detect fault in the encoder and condition calculation. This is not the case for most other block codes for which equivalence calculation cannot present effective security. Therefore, this is one more benefit of OLQ codes in accumulation to their modularity and uncomplicated decode II. ORTHOGONAL LATIN QUADRANGLE CODES OLQ codes are support on the perception of Latin quadrangle. A Latin quadrangle of size m is an m m template that has variation of the digits 0,1,, m 1 in equally its rows and columns. Two Latin quadrangles are orthogonal if after they are superimposing each prepared pair of basics emerge only 2936

2 formerly. OLQ codes are resultant from OLQ. These code have k = m2 data bits and 2tm ensure bits, where t is the numeral of fault that the system can accurate. For a twice fault improvement code t = 2, and, consequently, 4m check bits, are used. As mention in the preamble, one benefit of OLQ codes is that their structure is modular. This means that to acquire a code that can accurate t+1 fault, basically 2m verify bits are additional to the code that can accurate t faults. This can be practical to apply adaptive fault improvement scheme, as discuss. The modular possessions also enable the collection of the fault alteration ability for a given word size. As mention earlier than, OLQ codes can be decode using OS-MLD as each data bit participate in accurately 2t check bits and every other bit contribute in at most one of those verify bits. This facilitates an easy improvement when the quantity of bits in fault is t or fewer. The 2t check bits are recalculated and a preponderance vote is taken. If a importance of one is obtain, the bit is in fault and must be accurate. Otherwise the bit is accurate. As long as the quantity of faults is t or less, the enduring t 1 faults can, in the most horrible case, affect t 1 check bits. Consequently, still a preponderance of t +1 triggers the improvement of a wrong bit. In any case, the decoding starts by re-computing the equivalence check bits and checking alongside the accumulate parity verify bits. The parity verifies matrix H for OLQ codes is constructing from the OLQ. As an instance, the matrix for a code with k = 16 and 8 confirm bits that can accurate particular faults is shown in Fig. 1. As discuss earlier, due to the modular manufacture of OLQ codes this environment forms part of the H matrix for codes that can acceptable more fault. For instance, to acquire a code that cans accurate two faults, eight extra rows are added to the H matrix. III. PROJECTED CONCURRENT FAULT DETECTION METHOD Earlier than recitation the projected fault discovery techniques; the regular classification of self-checking circuit that is used in this segment is obtainable. During standard, or fault-free, procedure, a circuit receives only a separation of the input space, called the contribution code space, and produces a separation of the production liberty, called the production code space. The outputs that are not members of the output code gap form the productivity fault space. In common, a circuit may be planned to be self-checking only for an understood fault set. In this concise, we believe the fault set F equivalent to the particular stuck-at responsibility replica. A path is selfchecking if and only if it convinces the subsequent properties: 1) it is self-testing, and 2) fault-sfcure. A path is self-testing if, for each responsibility f in the fault set F, there is at smallest amount one contribution belong to the participation code breathing space, for which the circuit present an output belong to the productivity responsibility space. A path is fault-secure if, for each fault f in the fault set F and for each contribution belongs to the effort code space, the path provides the accurate productivity, or an production belong to the productivity fault freedom. The fault-secure possessions guarantee that the path gives the accurate retort, or signals the occurrence of a liability that provides productivity in the fault space. Faults are forever detected, since present is an input that construct an productivity that identifies the occurrence of the fault. This possession is connected to the hypothesis that the intermission among the occurrence of two faults is sufficient to authorize to all the essentials belong to the contribution code liberty to materialize as circuit inputs earlier than the happening of the second fault. Thus, a productivity belong to the productivity fault space appear at the circuit production before the happening of the subsequent fault. This enables an capable execution that is not probable in other code. For example, in a Hamming code a important component of the column in mg has an odd weight and for some code the figure is even superior as they are intended to have odd weights. The participation code gap of the OLQ encoder communicates to the input space, since the encoder can obtain all the probable 2k input configurations. The production policy space of the OLQ encoder is collected by the output enjoyable, while the productivity fault gap is the balance of the productivity code space. Faults that occur in one of the gate compose the OLQ encoder can modify at the majority one of the ci ensure bits. When this modify occurs, the OLQ encoder provide a production that do not gratify, i.e., a productivity belong to the output error space. Hence, this guarantees the fault-secure possessions for this course. Moreover, since the encoder is collected only by XOR gates, no logic mask is performing in the circuit. Therefore, when a fault is making active the fault is spread to the output. This guarantees the self-testing possessions of the circuit. In order to verify if the productivity of the OLQ encoder belong to the productivity code space or the output fault space, a self- 2937

3 checking execution of a parity regulator is used. The checker controls the parity of its input and is comprehend with replication regulations. The two outputs (r1, r2) are every equivalent to the parity of one of two displaces subsets of the manager input (ci), as projected in. When a set of input with the accurate parity is providing, the production code {r1, r2} takes the principles 00 or 11. When the checker obtains a mistaken set of input, the checker provides the productivity codes 01 or 10. Also, if a fault happens in the checker, the productivity is 01 or 10. This guarantee the self-checking possessions of the equivalence checker. The projected encoder is illustrate in Fig. 2 for the code among k = 16 and t = 1. The projected course can distinguish any fault that affects an odd amount of ci bits. For a common code, in the majority cases here is logic allocation amongst the computation of the ci bits. These resources that and fault may spread to extra than one ci bit, and if the digit of bits precious is even, then the responsibility is not notice by the projected method. To avoid this concern, the calculation of every ci bit can be done unconnectedly. This, however, enlarge the circuit region of the encoder as no logic distribution is allowable. One more alternative is to manage the reason in such a way that faults can only spread to an odd quantity of outputs. This would also enhance the cost compare to an unlimited accomplishment. Additionally, even if the fault propagates to an odd quantity of outputs, the delay of each path can be dissimilar. This may cause schedule of only some of the productivity faults at the clock boundary. For OLQ codes, as discuss in the previous segment a pair of information bits distribute at most one equivalence check. This guarantee that there is no reason distribution among the calculation of the ci bits. Consequently, the projected system detects all faults that influence a single path node. For syndrome calculation, the input regulations space is only a compartment of the probable 2k+2tm input configurations as only up to t responsibility are measured. This compartment is agreed by the valid OLQ code words and the non-valid OLQ code words that are at a Hamming detachment of t or fewer from an applicable codeword. Those communicate to the input configurations in which there are no faults or at mainly t faults on the di input such that the fault can be correct. The productivity code space of the OLQ condition subtraction is collected by the output given by (5) and (6) satisfying r1 = r2, while the output fault space is the balance of the production code space. The fault-secure possessions for the condition calculation is easily established for the faults in F by watch that the circuits that calculate r1 and r2 do not split any gate and mutually circuits are only collected of XOR gates. Therefore, a particular fault could spread to only one of the outputs; construct an output on the output fault space. To confirm the self-testing possessions for the condition calculation, suppose that a fault occur in one of the gate computing. If the input pattern is a valid OLQ codeword, all the condition bits are 0, notice all stuck-at-1 faults in the XOR gates calculate. Instead, if the contribution is a non-olq codeword that is pretentious by a t or fewer fault, some condition bits are 1, allow the discovery of a stuck-at-0 faults in the XOR gates calculate. In conclusion, assume that a fault happen in one of the gates calculates. Since several arrangements of the 2tm verify bits are allowable, any fault can be activated and the fault spread to the output r2. For OLQ codes, the cost of the encoder and condition calculation in provisions of the amount of two-input XOR gates can be easily considered (note that for the computation an l input XOR gate is unspecified to be equal to l 1 two-input XOR gates). For a code with k = m2 and that can accurate t faults, there are 2tm parity confirm bits and the calculation of each of them require m 1 two input XOR gates. Therefore, the encoder require 2tm(m 1) two-input XOR gates. For the condition calculation, another XOR gate is desirable for every parity check bit, generous a total of 2tm2 two-input XOR gates. The projected technique needs 2tm 1 two-input XOR gates for the encoder and 4tm-2 two-input XOR gates for the condition calculation. This means that the transparency required to execute our technique for the encoder is o encoder =(2tm 1)/ (2tm(m 1)) and for the condition calculation is o syndrome =(4tm 2) /(2tm2) The transparency in conditions of delay is important as the projected parity calculation is done over the consequences of the encoder or condition calculation. These resources that the impediment of the novel logic include straight to the encoding 2938

4 or condition calculation interruption. Conversely, the consequence on the recollection access time can be reduce by noting that for the encoder the fault inspection can be complete in similar with the characters of the information into the recollection. Then if a fault is detected, the information is prearranged and written again. For the condition calculation, the fault recognition can be performing in similar with the mainstream logic selection and the fault improvement such that another time, the impact on admission time is minimize. IV. EVALUATION The projected CED mechanism have been implement in VHDL for regulations with t = 1 and the standards of k used in Table I. The plan have been execute for the 45-nm OSU free PDK normal cell records using synopsis plan compiler for the combination and tempo meet for assignment and steering. To estimate the area transparency, amalgamation was run with greatest effort on region optimization and then place and direction was done to acquire the path design. The area of the circuit layouts for the encoder is revealed in Table II and for the pattern calculation is revealed in Table III. The visual projection necessary to execute our projected method is also revealed in the tables. It can be experiential that the consequences are in good quality concurrence with the investigative approximation obtainable in Table I. To estimate the collision on delay, combination was run with utmost effort on interruption optimization. The consequences are revealed in Tables IV and V. It can be experimental that the projected method introduces a important delay. This is predictable from the conversation in the preceding sector. However, as explain there, the collision on reminiscence right to use time can be minimizing by performing arts fault examination in similar with the symbols of the information for the encoder. For the pattern calculation, the examination can be done in similar with the preponderance selection and fault improvement. The region overhead of circumvent logic distribution was 35%. The price of the organizer is also better for Hamming. In this exacting case, the entirety above your head for the projected method was over 80%. This corroborate that the projected organizer is not successful in a common case and relies on the property of OLQ code to achieve an proficient execution. V. CONCLUSION In this short, a CED method for OLQ code encoders and condition calculation was projected. The projected method took benefit of the belongings of OLQ policy to propose a equality calculation method that might be professionally execute and distinguish all responsibility that influence a solitary circuit node. The method was evaluated for dissimilar word dimension, which illustrate that for huge words the above your head is little. This is motivating as large statement sizes are utilize, for instance, in cache for which OLQ codes have been newly projected. The projected fault checking system necessary a important interruption; though, its impact on way in time could be minimize. This was accomplishing by performing the examination in similar with the script of the information in the case of the encoder and in similar with the bulk voting and fault modification in the case of the decoder. In a common case, the projected system mandatory a much better overhead as the majority FCCs did not have the property of OLQ codes. This inadequate the applicability of the projected CED plan to OLQ codes. The accessibility of low visual projection fault detection technique for the encoder and syndrome calculation is an added reason to believe the use of OLQ code in high-speed memoirs and cache REFERENCES [1] C. L. Chen and M. Y. Hsiao, Fault-correcting codes for semiconductor memory applications: A state-ofthe-art review, IBM J. Res. Develop., vol. 28, no. 2, pp , Mar [2] E. Fujiwara, Code Design for Dependable Systems: Theory and Practical Application. New York: Wiley, [3] A. Dutta and N. A. Touba, Multiple bit upset tolerant memory using a selective cycle avoidance based SFC-DED-DAEC code, in Proc. IEEE VLSI Test Symp., May 2007, pp [4] R. Naseer and J. Draper, DEC FCC design to improve memory reli- ability in sub-100nm technologies, in Proc. IEEE Int. Conf. Electron., Circuits, Syst., Sep. 2008, pp [5] G. C. Cardarilli, M. Ottavi, S. Pontarelli, M. Re, and A. Salsano, Fault tolerant solid state mass memory for space applications, IEEE Trans. Aerosp. Electron. Syst., vol. 41, no. 4, pp , Oct [6] S. Lin and D. J. Costello, Fault Control Coding, 2nd ed. Englewood Cliffs, NJ: Prentice-Hall,

5 [7] S. Ghosh and P. D. Lincoln, Dynamic low-density parity check codes for fault-tolerant nano-scale memory, in Proc. Found. Nanosci., 2007, pp [8] H. Naeimi and A. DeHon, Fault SFCure encoder and decoder for nanomemory applications, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 4, pp , Apr

AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES

AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES AN EFFICIENT DESIGN OF VLSI ARCHITECTURE FOR FAULT DETECTION USING ORTHOGONAL LATIN SQUARES (OLS) CODES S. SRINIVAS KUMAR *, R.BASAVARAJU ** * PG Scholar, Electronics and Communication Engineering, CRIT

More information

HDL IMPLEMENTATION OF SRAM BASED ERROR CORRECTION AND DETECTION USING ORTHOGONAL LATIN SQUARE CODES

HDL IMPLEMENTATION OF SRAM BASED ERROR CORRECTION AND DETECTION USING ORTHOGONAL LATIN SQUARE CODES HDL IMPLEMENTATION OF SRAM BASED ERROR CORRECTION AND DETECTION USING ORTHOGONAL LATIN SQUARE CODES (1) Nallaparaju Sneha, PG Scholar in VLSI Design, (2) Dr. K. Babulu, Professor, ECE Department, (1)(2)

More information

ABSTRACT I. INTRODUCTION

ABSTRACT I. INTRODUCTION International Journal of Scientific Research in Computer Science, Engineering and Information Technology 2017 IJSRCSEIT Volume 2 Issue 6 ISSN : 2456-3307 Orthogonal Latin Squares Encoders and Syndrome

More information

Error Detecting and Correcting Code Using Orthogonal Latin Square Using Verilog HDL

Error Detecting and Correcting Code Using Orthogonal Latin Square Using Verilog HDL Error Detecting and Correcting Code Using Orthogonal Latin Square Using Verilog HDL Ch.Srujana M.Tech [EDT] srujanaxc@gmail.com SR Engineering College, Warangal. M.Sampath Reddy Assoc. Professor, Department

More information

Error Correction Using Extended Orthogonal Latin Square Codes

Error Correction Using Extended Orthogonal Latin Square Codes International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 9, Number 1 (2016), pp. 55-62 International Research Publication House http://www.irphouse.com Error Correction

More information

FPGA Implementation of Double Error Correction Orthogonal Latin Squares Codes

FPGA Implementation of Double Error Correction Orthogonal Latin Squares Codes FPGA Implementation of Double Error Correction Orthogonal Latin Squares Codes E. Jebamalar Leavline Assistant Professor, Department of ECE, Anna University, BIT Campus, Tiruchirappalli, India Email: jebilee@gmail.com

More information

DETECTION AND CORRECTION OF CELL UPSETS USING MODIFIED DECIMAL MATRIX

DETECTION AND CORRECTION OF CELL UPSETS USING MODIFIED DECIMAL MATRIX DETECTION AND CORRECTION OF CELL UPSETS USING MODIFIED DECIMAL MATRIX ENDREDDY PRAVEENA 1 M.T.ech Scholar ( VLSID), Universal College Of Engineering & Technology, Guntur, A.P M. VENKATA SREERAJ 2 Associate

More information

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes Efficient Majority Logic Fault Detector/Corrector Using Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes 1 U.Rahila Begum, 2 V. Padmajothi 1 PG Student, 2 Assistant Professor 1 Department Of

More information

Effective Implementation of LDPC for Memory Applications

Effective Implementation of LDPC for Memory Applications Effective Implementation of LDPC for Memory Applications Y.Sreeja PG Scholar, VLSI & ES, Dept of ECE, Vidya Bharathi Institute of Technology, Janagaon, Warangal, Telangana. Dharavath Jagan Associate Professor,

More information

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY

DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY DESIGN OF FAULT SECURE ENCODER FOR MEMORY APPLICATIONS IN SOC TECHNOLOGY K.Maheshwari M.Tech VLSI, Aurora scientific technological and research academy, Bandlaguda, Hyderabad. k.sandeep kumar Asst.prof,

More information

Majority Logic Decoding Of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes

Majority Logic Decoding Of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes Majority Logic Decoding Of Euclidean Geometry Low Density Parity Check (EG-LDPC) Codes P. Kalai Mani, V. Vishnu Prasath PG Student, Department of Applied Electronics, Sri Subramanya College of Engineering

More information

Fault Tolerant Parallel Filters Based on ECC Codes

Fault Tolerant Parallel Filters Based on ECC Codes Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 597-605 Research India Publications http://www.ripublication.com Fault Tolerant Parallel Filters Based on

More information

Exploiting Unused Spare Columns to Improve Memory ECC

Exploiting Unused Spare Columns to Improve Memory ECC 2009 27th IEEE VLSI Test Symposium Exploiting Unused Spare Columns to Improve Memory ECC Rudrajit Datta and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering

More information

Design of Majority Logic Decoder for Error Detection and Correction in Memories

Design of Majority Logic Decoder for Error Detection and Correction in Memories IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 7, Issue 3, Ver. I (May. - Jun. 2017), PP 19-26 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Majority Logic Decoder

More information

Single error correction, double error detection and double adjacent error correction with no mis-correction code

Single error correction, double error detection and double adjacent error correction with no mis-correction code This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Single error correction, double error detection

More information

Error Detection and Correction by using Bloom Filters R. Prem Kumar, Smt. V. Annapurna

Error Detection and Correction by using Bloom Filters R. Prem Kumar, Smt. V. Annapurna Error Detection and Correction by using Bloom Filters R. Prem Kumar, Smt. V. Annapurna Abstract---Bloom filters (BFs) provide a fast and efficient way to check whether a given element belongs to a set.

More information

Reliability of Memory Storage System Using Decimal Matrix Code and Meta-Cure

Reliability of Memory Storage System Using Decimal Matrix Code and Meta-Cure Reliability of Memory Storage System Using Decimal Matrix Code and Meta-Cure Iswarya Gopal, Rajasekar.T, PG Scholar, Sri Shakthi Institute of Engineering and Technology, Coimbatore, Tamil Nadu, India Assistant

More information

International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May-2013 ISSN

International Journal of Scientific & Engineering Research, Volume 4, Issue 5, May-2013 ISSN 255 CORRECTIONS TO FAULT SECURE OF MAJORITY LOGIC DECODER AND DETECTOR FOR MEMORY APPLICATIONS Viji.D PG Scholar Embedded Systems Prist University, Thanjuvr - India Mr.T.Sathees Kumar AP/ECE Prist University,

More information

EDAC FOR MEMORY PROTECTION IN ARM PROCESSOR

EDAC FOR MEMORY PROTECTION IN ARM PROCESSOR EDAC FOR MEMORY PROTECTION IN ARM PROCESSOR Mrs. A. Ruhan Bevi ECE department, SRM, Chennai, India. Abstract: The ARM processor core is a key component of many successful 32-bit embedded systems. Embedded

More information

Enhanced Detection of Double Adjacent Errors in Hamming Codes through Selective Bit Placement

Enhanced Detection of Double Adjacent Errors in Hamming Codes through Selective Bit Placement Enhanced Detection of Double Adjacent Errors in Hamming Codes through Selective Bit Placement 1 Lintu K Babu, 2 Hima Sara Jacob 1 M Tech Student, 2 Assistant Professor 1 Department of Electronics And Communication

More information

Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory

Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory Hardware Implementation of Single Bit Error Correction and Double Bit Error Detection through Selective Bit Placement for Memory Lankesh M. Tech student, Dept. of Telecommunication Engineering, Siddaganga

More information

An Integrated ECC and BISR Scheme for Error Correction in Memory

An Integrated ECC and BISR Scheme for Error Correction in Memory An Integrated ECC and BISR Scheme for Error Correction in Memory Shabana P B 1, Anu C Kunjachan 2, Swetha Krishnan 3 1 PG Student [VLSI], Dept. of ECE, Viswajyothy College Of Engineering & Technology,

More information

Redundancy in fault tolerant computing. D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992

Redundancy in fault tolerant computing. D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992 Redundancy in fault tolerant computing D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992 1 Redundancy Fault tolerance computing is based on redundancy HARDWARE REDUNDANCY Physical

More information

DESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY

DESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY DESIGN OF PARAMETER EXTRACTOR IN LOW POWER PRECOMPUTATION BASED CONTENT ADDRESSABLE MEMORY Saroja pasumarti, Asst.professor, Department Of Electronics and Communication Engineering, Chaitanya Engineering

More information

Improving Memory Repair by Selective Row Partitioning

Improving Memory Repair by Selective Row Partitioning 200 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems Improving Memory Repair by Selective Row Partitioning Muhammad Tauseef Rab, Asad Amin Bawa, and Nur A. Touba Computer

More information

A Robust Bloom Filter

A Robust Bloom Filter A Robust Bloom Filter Yoon-Hwa Choi Department of Computer Engineering, Hongik University, Seoul, Korea. Orcid: 0000-0003-4585-2875 Abstract A Bloom filter is a space-efficient randomized data structure

More information

FAULT TOLERANT SYSTEMS

FAULT TOLERANT SYSTEMS FAULT TOLERANT SYSTEMS http://www.ecs.umass.edu/ece/koren/faulttolerantsystems Part 6 Coding I Chapter 3 Information Redundancy Part.6.1 Information Redundancy - Coding A data word with d bits is encoded

More information

Area Versus Detection Latency Trade-Offs in Self-Checking Memory Design

Area Versus Detection Latency Trade-Offs in Self-Checking Memory Design Area Versus Detection Latency Trade-Offs in Self-Checking Memory Design Omar Kebichi *, Yervant Zorian**, Michael Nicolaidis* * Reliable Integrated Systems Group, TIMA / INPG, 46 avenue Félix Viallet 38031

More information

POWER REDUCTION IN CONTENT ADDRESSABLE MEMORY

POWER REDUCTION IN CONTENT ADDRESSABLE MEMORY POWER REDUCTION IN CONTENT ADDRESSABLE MEMORY Latha A 1, Saranya G 2, Marutharaj T 3 1, 2 PG Scholar, Department of VLSI Design, 3 Assistant Professor Theni Kammavar Sangam College Of Technology, Theni,

More information

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory

Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory Implementation of Decimal Matrix Code For Multiple Cell Upsets in Memory Shwetha N 1, Shambhavi S 2 1, 2 Department of E&C, Kalpataru Institute of Technology, Tiptur, Karnataka, India Abstract: Transient

More information

[Kalyani*, 4.(9): September, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785

[Kalyani*, 4.(9): September, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY SYSTEMATIC ERROR-CORRECTING CODES IMPLEMENTATION FOR MATCHING OF DATA ENCODED M.Naga Kalyani*, K.Priyanka * PG Student [VLSID]

More information

Efficient Implementation of Single Error Correction and Double Error Detection Code with Check Bit Precomputation

Efficient Implementation of Single Error Correction and Double Error Detection Code with Check Bit Precomputation http://dx.doi.org/10.5573/jsts.2012.12.4.418 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.4, DECEMBER, 2012 Efficient Implementation of Single Error Correction and Double Error Detection

More information

Self-checking combination and sequential networks design

Self-checking combination and sequential networks design Self-checking combination and sequential networks design Tatjana Nikolić Faculty of Electronic Engineering Nis, Serbia Outline Introduction Reliable systems Concurrent error detection Self-checking logic

More information

Redundancy in fault tolerant computing. D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992

Redundancy in fault tolerant computing. D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992 Redundancy in fault tolerant computing D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992 1 Redundancy Fault tolerance computing is based on redundancy HARDWARE REDUNDANCY Physical

More information

Outline of Presentation Field Programmable Gate Arrays (FPGAs(

Outline of Presentation Field Programmable Gate Arrays (FPGAs( FPGA Architectures and Operation for Tolerating SEUs Chuck Stroud Electrical and Computer Engineering Auburn University Outline of Presentation Field Programmable Gate Arrays (FPGAs( FPGAs) How Programmable

More information

J. Manikandan Research scholar, St. Peter s University, Chennai, Tamilnadu, India.

J. Manikandan Research scholar, St. Peter s University, Chennai, Tamilnadu, India. Design of Single Correction-Double -Triple -Tetra (Sec-Daed-Taed- Tetra Aed) Codes J. Manikandan Research scholar, St. Peter s University, Chennai, Tamilnadu, India. Dr. M. Manikandan Associate Professor,

More information

Comparative Analysis of DMC and PMC on FPGA

Comparative Analysis of DMC and PMC on FPGA Comparative Analysis of DMC and PMC on FPGA Gnanajyothi R 1, Mr Ramana Reddy K V 2, Dr. Siva Yellampalli 3 1 Student, Mtech13, UTL VTU regional center, Bengaluru. 2 Assistant professor, UTL VTU regional

More information

A Low-Cost Correction Algorithm for Transient Data Errors

A Low-Cost Correction Algorithm for Transient Data Errors A Low-Cost Correction Algorithm for Transient Data Errors Aiguo Li, Bingrong Hong School of Computer Science and Technology Harbin Institute of Technology, Harbin 150001, China liaiguo@hit.edu.cn Introduction

More information

Reliability Improvement in Reconfigurable FPGAs

Reliability Improvement in Reconfigurable FPGAs Reliability Improvement in Reconfigurable FPGAs B. Chagun Basha Jeudis de la Comm 22 May 2014 1 Overview # 2 FPGA Fabrics BlockRAM resource Dedicated multipliers I/O Blocks Programmable interconnect Configurable

More information

the main limitations of the work is that wiring increases with 1. INTRODUCTION

the main limitations of the work is that wiring increases with 1. INTRODUCTION Design of Low Power Speculative Han-Carlson Adder S.Sangeetha II ME - VLSI Design, Akshaya College of Engineering and Technology, Coimbatore sangeethasoctober@gmail.com S.Kamatchi Assistant Professor,

More information

Reduced Latency Majority Logic Decoding for Error Detection and Correction

Reduced Latency Majority Logic Decoding for Error Detection and Correction Reduced Latency Majority Logic Decoding for Error Detection and Correction D.K.Monisa 1, N.Sathiya 2 1 Department of Electronics and Communication Engineering, Mahendra Engineering College, Namakkal, Tamilnadu,

More information

A Low-Power ECC Check Bit Generator Implementation in DRAMs

A Low-Power ECC Check Bit Generator Implementation in DRAMs 252 SANG-UHN CHA et al : A LOW-POWER ECC CHECK BIT GENERATOR IMPLEMENTATION IN DRAMS A Low-Power ECC Check Bit Generator Implementation in DRAMs Sang-Uhn Cha *, Yun-Sang Lee **, and Hongil Yoon * Abstract

More information

Fast SEU Detection and Correction in LUT Configuration Bits of SRAM-based FPGAs

Fast SEU Detection and Correction in LUT Configuration Bits of SRAM-based FPGAs Fast SEU Detection and Correction in LUT Configuration Bits of SRAM-based FPGAs Hamid R. Zarandi,2, Seyed Ghassem Miremadi, Costas Argyrides 2, Dhiraj K. Pradhan 2 Department of Computer Engineering, Sharif

More information

Low Cost Convolutional Code Based Concurrent Error Detection in FSMs

Low Cost Convolutional Code Based Concurrent Error Detection in FSMs Low Cost Convolutional Code Based Concurrent Error Detection in FSMs Konstantinos Rokas & Yiorgos Makris Electrical Engineering Department Yale University {konstantinos.rokas, yiorgos.makris}@yale.edu

More information

Low Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering,

Low Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering, Low Power using Match-Line Sensing in Content Addressable Memory S. Nachimuthu, S. Ramesh 1 Department of Electrical and Electronics Engineering, K.S.R College of Engineering, Tiruchengode, Tamilnadu,

More information

Hamming Codes. s 0 s 1 s 2 Error bit No error has occurred c c d3 [E1] c0. Topics in Computer Mathematics

Hamming Codes. s 0 s 1 s 2 Error bit No error has occurred c c d3 [E1] c0. Topics in Computer Mathematics Hamming Codes Hamming codes belong to the class of codes known as Linear Block Codes. We will discuss the generation of single error correction Hamming codes and give several mathematical descriptions

More information

Error Correction and Detection using Cyclic Redundancy Check

Error Correction and Detection using Cyclic Redundancy Check Error Correction and Detection using Cyclic Redundancy Check Dr. T. Logeswari Associate Professor, Dept of Computer Science, New Horizon College, Banglore, Karnataka, India ABSTRACT: In this paper Cyclic

More information

Research Scholar, Chandigarh Engineering College, Landran (Mohali), 2

Research Scholar, Chandigarh Engineering College, Landran (Mohali), 2 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Optimize Parity Encoding for Power Reduction in Content Addressable Memory Nisha Sharma, Manmeet Kaur 1 Research Scholar, Chandigarh

More information

Content Addressable Memory with Efficient Power Consumption and Throughput

Content Addressable Memory with Efficient Power Consumption and Throughput International journal of Emerging Trends in Science and Technology Content Addressable Memory with Efficient Power Consumption and Throughput Authors Karthik.M 1, R.R.Jegan 2, Dr.G.K.D.Prasanna Venkatesan

More information

VHDL CODE FOR SINGLE BIT ERROR DETECTION AND CORRECTION WITH EVEN PARITY CHECK METHOD USING XILINX 9.2i

VHDL CODE FOR SINGLE BIT ERROR DETECTION AND CORRECTION WITH EVEN PARITY CHECK METHOD USING XILINX 9.2i VHDL CODE FOR SINGLE BIT ERROR DETECTION AND CORRECTION WITH EVEN PARITY CHECK METHOD USING XILINX 9.2i Vivek Singh, Rahul Kumar, Manish Kumar Upadhyay Dept. of Electronics & Communication Engineering..

More information

Post-Manufacturing ECC Customization Based on Orthogonal Latin Square Codes and Its Application to Ultra-Low Power Caches

Post-Manufacturing ECC Customization Based on Orthogonal Latin Square Codes and Its Application to Ultra-Low Power Caches Post-Manufacturing ECC Customization Based on Orthogonal Latin Square Codes and Its Application to Ultra-Low Power Caches Rudrajit Datta and Nur A. Touba Computer Engineering Research Center The University

More information

Using Error Detection Codes to detect fault attacks on Symmetric Key Ciphers

Using Error Detection Codes to detect fault attacks on Symmetric Key Ciphers Using Error Detection Codes to detect fault attacks on Symmetric Key Ciphers Israel Koren Department of Electrical and Computer Engineering Univ. of Massachusetts, Amherst, MA collaborating with Luca Breveglieri,

More information

Design and Implementation of CVNS Based Low Power 64-Bit Adder

Design and Implementation of CVNS Based Low Power 64-Bit Adder Design and Implementation of CVNS Based Low Power 64-Bit Adder Ch.Vijay Kumar Department of ECE Embedded Systems & VLSI Design Vishakhapatnam, India Sri.Sagara Pandu Department of ECE Embedded Systems

More information

Available online at ScienceDirect. Procedia Technology 25 (2016 )

Available online at  ScienceDirect. Procedia Technology 25 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 25 (2016 ) 544 551 Global Colloquium in Recent Advancement and Effectual Researches in Engineering, Science and Technology (RAEREST

More information

Designing a Fast and Adaptive Error Correction Scheme for Increasing the Lifetime of Phase Change Memories

Designing a Fast and Adaptive Error Correction Scheme for Increasing the Lifetime of Phase Change Memories 2011 29th IEEE VLSI Test Symposium Designing a Fast and Adaptive Error Correction Scheme for Increasing the Lifetime of Phase Change Memories Rudrajit Datta and Nur A. Touba Computer Engineering Research

More information

It is well understood that the minimum number of check bits required for single bit error correction is specified by the relationship: D + P P

It is well understood that the minimum number of check bits required for single bit error correction is specified by the relationship: D + P P October 2012 Reference Design RD1025 Introduction This reference design implements an Error Correction Code (ECC) module for the LatticeEC and LatticeSC FPGA families that can be applied to increase memory

More information

ECC Protection in Software

ECC Protection in Software Center for RC eliable omputing ECC Protection in Software by Philip P Shirvani RATS June 8, 1999 Outline l Motivation l Requirements l Coding Schemes l Multiple Error Handling l Implementation in ARGOS

More information

Error Control Coding for MLC Flash Memories

Error Control Coding for MLC Flash Memories Error Control Coding for MLC Flash Memories Ying Y. Tai, Ph.D. Cadence Design Systems, Inc. ytai@cadence.com August 19, 2010 Santa Clara, CA 1 Outline The Challenges on Error Control Coding (ECC) for MLC

More information

2 Asst Prof, ECE Dept, Kottam College of Engineering, Chinnatekur, Kurnool, AP-INDIA.

2 Asst Prof, ECE Dept, Kottam College of Engineering, Chinnatekur, Kurnool, AP-INDIA. www.semargroups.org ISSN 2319-8885 Vol.02,Issue.06, July-2013, Pages:480-486 Error Correction in MLC NAND Flash Memories Based on Product Code ECC Schemes B.RAJAGOPAL REDDY 1, K.PARAMESH 2 1 Research Scholar,

More information

TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS

TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS TESTING OF FAULTS IN VLSI CIRCUITS USING ONLINE BIST TECHNIQUE BASED ON WINDOW OF VECTORS Navaneetha Velammal M. 1, Nirmal Kumar P. 2 and Getzie Prija A. 1 1 Department of Electronics and Communications

More information

Design Single and Multiple Errors Correction Block Codes

Design Single and Multiple Errors Correction Block Codes Design Single and Multiple Errors Correction Block Codes Zahraa Raad Mayoof Hajiyat Faculty of Engineering Technology & Built Environment, Department of Electrical and Electronic Engineering, B.Eng (Hons)

More information

@ 2014 SEMAR GROUPS TECHNICAL SOCIETY.

@ 2014 SEMAR GROUPS TECHNICAL SOCIETY. www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.02, February-2014, Pages:0350-0355 Performance Improvement in Fault Detection Schemes for the Advanced Encryption Standard Using Composite

More information

Design of a Totally Self Checking Signature Analysis Checker for Finite State Machines

Design of a Totally Self Checking Signature Analysis Checker for Finite State Machines Design of a Totally Self Checking Signature Analysis Checker for Finite State Machines M. Ottavi, G. C. Cardarilli, D. Cellitti, S. Pontarelli, M. Re, A. Salsano Department of Electronic Engineering University

More information

On-Line Error Detecting Constant Delay Adder

On-Line Error Detecting Constant Delay Adder On-Line Error Detecting Constant Delay Adder Whitney J. Townsend and Jacob A. Abraham Computer Engineering Research Center The University of Texas at Austin whitney and jaa @cerc.utexas.edu Parag K. Lala

More information

Advanced Computer Networks. Rab Nawaz Jadoon DCS. Assistant Professor COMSATS University, Lahore Pakistan. Department of Computer Science

Advanced Computer Networks. Rab Nawaz Jadoon DCS. Assistant Professor COMSATS University, Lahore Pakistan. Department of Computer Science Advanced Computer Networks Department of Computer Science DCS COMSATS Institute of Information Technology Rab Nawaz Jadoon Assistant Professor COMSATS University, Lahore Pakistan Advanced Computer Networks

More information

AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM

AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM B.HARIKRISHNA 1, DR.S.RAVI 2 1 Sathyabama Univeristy, Chennai, India 2 Department of Electronics Engineering, Dr. M. G. R. Univeristy, Chennai,

More information

Resource Efficient Multi Ported Sram Based Ternary Content Addressable Memory

Resource Efficient Multi Ported Sram Based Ternary Content Addressable Memory IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 PP 11-18 www.iosrjen.org Resource Efficient Multi Ported Sram Based Ternary Content Addressable Memory S.Parkavi (1) And S.Bharath

More information

Implementation of Systematic Error Correcting Codes for Matching Of Data Encoded

Implementation of Systematic Error Correcting Codes for Matching Of Data Encoded www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 4 Issue 7 July 2015, Page No. 13504-13511 Implementation of Systematic Error Correcting Codes for Matching Of

More information

Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path

Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path Design of a High Speed CAVLC Encoder and Decoder with Parallel Data Path G Abhilash M.Tech Student, CVSR College of Engineering, Department of Electronics and Communication Engineering, Hyderabad, Andhra

More information

Multiple Event Upsets Aware FPGAs Using Protected Schemes

Multiple Event Upsets Aware FPGAs Using Protected Schemes Multiple Event Upsets Aware FPGAs Using Protected Schemes Costas Argyrides, Dhiraj K. Pradhan University of Bristol, Department of Computer Science Merchant Venturers Building, Woodland Road, Bristol,

More information

A Fast Johnson-Mobius Encoding Scheme for Fault Secure Binary Counters

A Fast Johnson-Mobius Encoding Scheme for Fault Secure Binary Counters Proceedings of esign, Automation and Test in Europe, (ATE'), France, March -8, A Fast Johnson-Mobius Encoding Scheme for Fault Secure inary Counters K. Papadomanolakis, A. Kakarountas, N. Sklavos and C.E.

More information

Modified Welch Power Spectral Density Computation with Fast Fourier Transform

Modified Welch Power Spectral Density Computation with Fast Fourier Transform Modified Welch Power Spectral Density Computation with Fast Fourier Transform Sreelekha S 1, Sabi S 2 1 Department of Electronics and Communication, Sree Budha College of Engineering, Kerala, India 2 Professor,

More information

PARALLEL FAST FOURIER TRANSFORM WITH FAULT TOLERANT REALIZATION ON SYSTEM ON CHIP

PARALLEL FAST FOURIER TRANSFORM WITH FAULT TOLERANT REALIZATION ON SYSTEM ON CHIP International Journal of Mechanical Engineering and Technology (IJMET) Volume 9, Issue 11, November 2018, pp.2415 2423, Article ID: IJMET_09_11_257 Available online at http://www.ia aeme.com/ijmet/issues.asp?jtype=ijmet&vtype=

More information

II. MOTIVATION AND IMPLEMENTATION

II. MOTIVATION AND IMPLEMENTATION An Efficient Design of Modified Booth Recoder for Fused Add-Multiply operator Dhanalakshmi.G Applied Electronics PSN College of Engineering and Technology Tirunelveli dhanamgovind20@gmail.com Prof.V.Gopi

More information

High Performance Interconnect and NoC Router Design

High Performance Interconnect and NoC Router Design High Performance Interconnect and NoC Router Design Brinda M M.E Student, Dept. of ECE (VLSI Design) K.Ramakrishnan College of Technology Samayapuram, Trichy 621 112 brinda18th@gmail.com Devipoonguzhali

More information

Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems.

Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems. Design and Implementation of Signed, Rounded and Truncated Multipliers using Modified Booth Algorithm for Dsp Systems. K. Ram Prakash 1, A.V.Sanju 2 1 Professor, 2 PG scholar, Department of Electronics

More information

Keywords hierarchic clustering, distance-determination, adaptation of quality threshold algorithm, depth-search, the best first search.

Keywords hierarchic clustering, distance-determination, adaptation of quality threshold algorithm, depth-search, the best first search. Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Distance-based

More information

Improved Error Correction Capability in Flash Memory using Input / Output Pins

Improved Error Correction Capability in Flash Memory using Input / Output Pins Improved Error Correction Capability in Flash Memory using Input / Output Pins A M Kiran PG Scholar/ Department of ECE Karpagam University,Coimbatore kirthece@rediffmail.com J Shafiq Mansoor Assistant

More information

VLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming

VLSI Implementation of Parallel CRC Using Pipelining, Unfolding and Retiming IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 5 (May. Jun. 203), PP 66-72 e-issn: 239 4200, p-issn No. : 239 497 VLSI Implementation of Parallel CRC Using Pipelining, Unfolding

More information

FPGA Implementation of Bose Chaudhuri Hocquenghem Code (BCH) Encoder and Decoder for Multiple Error Correction Control

FPGA Implementation of Bose Chaudhuri Hocquenghem Code (BCH) Encoder and Decoder for Multiple Error Correction Control FPGA Implementation of Bose Chaudhuri Hocquenghem Code (BCH) Encoder and Decoder for Multiple Error Correction Control Gnana Prakash 1, M.Muthamizhan 2 PG Student, Dept. of ECE, Sri Venkateswara College

More information

Fault Tolerant Parallel Filters Based On Bch Codes

Fault Tolerant Parallel Filters Based On Bch Codes RESEARCH ARTICLE OPEN ACCESS Fault Tolerant Parallel Filters Based On Bch Codes K.Mohana Krishna 1, Mrs.A.Maria Jossy 2 1 Student, M-TECH(VLSI Design) SRM UniversityChennai, India 2 Assistant Professor

More information

Unique Journal of Engineering and Advanced Sciences Available online: Research Article

Unique Journal of Engineering and Advanced Sciences Available online:   Research Article ISSN 2348-375X Unique Journal of Engineering and Advanced Sciences Available online: www.ujconline.net Research Article A POWER EFFICIENT CAM DESIGN USING MODIFIED PARITY BIT MATCHING TECHNIQUE Karthik

More information

What Types of ECC Should Be Used on Flash Memory?

What Types of ECC Should Be Used on Flash Memory? What Types of ECC Should Be Used on Flash Memory? Application by Scott Chen 1. Abstract NOR Flash normally does not need ECC (Error-Correcting Code). On the other hand, NAND requires ECC to ensure data

More information

A LOSSLESS INDEX CODING ALGORITHM AND VLSI DESIGN FOR VECTOR QUANTIZATION

A LOSSLESS INDEX CODING ALGORITHM AND VLSI DESIGN FOR VECTOR QUANTIZATION A LOSSLESS INDEX CODING ALGORITHM AND VLSI DESIGN FOR VECTOR QUANTIZATION Ming-Hwa Sheu, Sh-Chi Tsai and Ming-Der Shieh Dept. of Electronic Eng., National Yunlin Univ. of Science and Technology, Yunlin,

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 56, NO. 1, JANUARY 2009 81 Bit-Level Extrinsic Information Exchange Method for Double-Binary Turbo Codes Ji-Hoon Kim, Student Member,

More information

Fault-Tolerant Computing

Fault-Tolerant Computing Fault-Tolerant Computing Hardware Design Methods Nov 2007 Self-Checking Modules Slide 1 About This Presentation This presentation has been prepared for the graduate course ECE 257A (Fault-Tolerant Computing)

More information

Design of Convolutional Codes for varying Constraint Lengths

Design of Convolutional Codes for varying Constraint Lengths Design of Convolutional Codes for varying Constraint Lengths S VikramaNarasimhaReddy 1, Charan Kumar K 2, Neelima Koppala 3 1,2 MTech(VLSI) Student, 3 Assistant Professor, ECE Department, SreeVidyanikethan

More information

ISSN Vol.05,Issue.09, September-2017, Pages:

ISSN Vol.05,Issue.09, September-2017, Pages: WWW.IJITECH.ORG ISSN 2321-8665 Vol.05,Issue.09, September-2017, Pages:1693-1697 AJJAM PUSHPA 1, C. H. RAMA MOHAN 2 1 PG Scholar, Dept of ECE(DECS), Shirdi Sai Institute of Science and Technology, Anantapuramu,

More information

Detecting and Correcting the Multiple Errors in Video Coding System

Detecting and Correcting the Multiple Errors in Video Coding System International Journal of Emerging Engineering Research and Technology Volume 3, Issue 7, July 2015, PP 92-98 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Detecting and Correcting the Multiple Errors

More information

Testability Design for Sleep Convention Logic

Testability Design for Sleep Convention Logic Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 7 (2018) pp. 561-566 Research India Publications http://www.ripublication.com Testability Design for Sleep Convention

More information

Performance Optimization of HVD: An Error Detection and Correction Code

Performance Optimization of HVD: An Error Detection and Correction Code Abstract Research Journal of Engineering Sciences ISSN 2278 9472 Performance Optimization of HVD: An Error Detection and Correction Code Fadnavis Shubham Department of Electronics and Communication, Acropolis

More information

An HVD Based Error Detection and Correction Code in HDLC Protocol Used for Communication

An HVD Based Error Detection and Correction Code in HDLC Protocol Used for Communication An HVD Based Error Detection and Correction Code in HDLC Protocol Used for Communication Shubham Fadnavis, M. Tech. (Final Year) Department of Electronics & Communication, Acropolis Institute of Technology

More information

Basic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control,

Basic Processing Unit: Some Fundamental Concepts, Execution of a. Complete Instruction, Multiple Bus Organization, Hard-wired Control, UNIT - 7 Basic Processing Unit: Some Fundamental Concepts, Execution of a Complete Instruction, Multiple Bus Organization, Hard-wired Control, Microprogrammed Control Page 178 UNIT - 7 BASIC PROCESSING

More information

Simulation of Hamming Coding and Decoding for Microcontroller Radiation Hardening Rehab I. Abdul Rahman, Mazhar B. Tayel

Simulation of Hamming Coding and Decoding for Microcontroller Radiation Hardening Rehab I. Abdul Rahman, Mazhar B. Tayel Simulation of Hamming Coding and Decoding for Microcontroller Radiation Hardening Rehab I. Abdul Rahman, Mazhar B. Tayel Abstract This paper presents a method of hardening the 8051 micro-controller, able

More information

A Proposed RAISIN for BISR for RAM s with 2D Redundancy

A Proposed RAISIN for BISR for RAM s with 2D Redundancy A Proposed RAISIN for BISR for RAM s with 2D Redundancy Vadlamani Sai Shivoni MTech Student Department of ECE Malla Reddy College of Engineering and Technology Anitha Patibandla, MTech (PhD) Associate

More information

VERY large scale integration (VLSI) design for power

VERY large scale integration (VLSI) design for power IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 7, NO. 1, MARCH 1999 25 Short Papers Segmented Bus Design for Low-Power Systems J. Y. Chen, W. B. Jone, Member, IEEE, J. S. Wang,

More information

Parallel-computing approach for FFT implementation on digital signal processor (DSP)

Parallel-computing approach for FFT implementation on digital signal processor (DSP) Parallel-computing approach for FFT implementation on digital signal processor (DSP) Yi-Pin Hsu and Shin-Yu Lin Abstract An efficient parallel form in digital signal processor can improve the algorithm

More information

Design and Implementation of VLSI 8 Bit Systolic Array Multiplier

Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Design and Implementation of VLSI 8 Bit Systolic Array Multiplier Khumanthem Devjit Singh, K. Jyothi MTech student (VLSI & ES), GIET, Rajahmundry, AP, India Associate Professor, Dept. of ECE, GIET, Rajahmundry,

More information

Scan-Based BIST Diagnosis Using an Embedded Processor

Scan-Based BIST Diagnosis Using an Embedded Processor Scan-Based BIST Diagnosis Using an Embedded Processor Kedarnath J. Balakrishnan and Nur A. Touba Computer Engineering Research Center Department of Electrical and Computer Engineering University of Texas

More information

Configurable Error Control Scheme for NoC Signal Integrity*

Configurable Error Control Scheme for NoC Signal Integrity* Configurable Error Control Scheme for NoC Signal Integrity* Daniele Rossi Paolo Angelini Cecilia Metra D.E.I.S. University of Bologna Viale Risorgimento 2, 40136 Bologna, Italy {drossi, cmetra}@deis.unibo.it

More information