Using Non-volatile Memories for Browser Performance Improvement. Seongmin KIM and Taeseok KIM *
|
|
- Florence Benson
- 5 years ago
- Views:
Transcription
1 2017 2nd International Conference on Computer, Network Security and Communication Engineering (CNSCE 2017) ISBN: Using Non-volatile Memories for Browser Performance Improvement Seongmin KIM and Taeseok KIM * Department of Computer Engineering, Kwangwoon University 20, Gwangun-ro, Nowon-gu, Seoul, Korea *Corresponding author Keywords: Non-volatile memories, Caching, Performance. Abstract. How to effectively use the non-volatile memories in the computing devices is a still open problem. In this paper, we present an efficient approach that uses the non-volatile memories for performance improvement of browser, which is one of key applications. By caching the popular web resources in the non-volatile memories that have fast data access speed, we could reduce the user-perceived performance up to 33% with real workloads. Introduction With the fast advance of semiconductor technologies, research and development of non-volatile memories are being actively performed in academies and industries. The representative examples of non-volatile memories are STT-RAM, PCRAM, and ReRAM. Even though the physical characteristics of them are not identical, they are commonly fast, non-volatile, and byte addressable. The non-volatile memories are anticipated as the next generation storage media, and thus research domain is spreading in semiconductor devices, system architectures, and operating systems order [1-3]. How to effectively use the non-volatile memories in the computing devices is a still open problem. This paper focuses on how making use of the non-volatile memories for browsers. To the best of our knowledge, this is the first paper that presents an approach using the non-volatile memories for applications except for databases [4]. The browser is one of the most popular applications in the mobile devices. It is originally an application that retrieves and then presents the web resources like text and image from web servers, but now it has been evolved into a platform with the appearance of HTML5. Many users enjoy various services such as SNS (Social Network Services) and game through the browsers, so the performance of browser becomes more important. The performance of browser depends on resource loading time, page rendering time, and javascript execution speed [5]. Among them, slow resource loading time often becomes a performance bottleneck in mobile devices, which are based on wireless network [6]. In order to reduce the resource loading time, caching technique can be an effective solution [7, 8]. It is more important in mobile environments because it can reduce the latency that is higher in the mobile network and improves the mobile device s battery life [9]. By caching the web resources as files in the flash memory based storages like emmc (embedded Multi-Media Cards) and SSD (Solid State Drives), the resource loading time can be reduced when users revisit same web pages because the browser doesn t need to download the same resources from the network again. In this paper, we propose an efficient caching scheme that improves the browser performance using the non-volatile memory faster than NAND flash memory up to 2,500 times [3]. Since the space of non-volatile memory for caching is limited, we design two level caching scheme that exploits the reference locality and size information of web resources. The proposed scheme is implemented by modifying the QT-webkit, which is a widely used open source browser. Through the experiments, we observed that the hit ratio of real workloads is very high, and the proposed scheme significantly improves the browser performance with a small-sized non-volatile memory. Specially, we evaluated our scheme in terms of the page loading time, which is an important user-perceived metric. 164
2 Non-volatile Memory Based Browser Caching Scheme Modern browsers employ caching scheme that stores the web resources of the visited pages in the storage, and then uses them to render when users revisit that page. If the resources required for page rendering are same with the previously stored ones, the browser uses them in the storage rather than re-downloading them from network. If non-volatile memories with fast data access speed are used for browser cache and the caching algorithm is well designed, the resource loading time can be more reduced. Since the capacity of non-volatile memories may be limited due to high cost, the caching space should be carefully used. To this end, we employ two level caching architecture that consists of the first cache using the non-volatile memory and the second cache using the flash memory based storage. Although the non-volatile memory can be used as both main memory and storage, it is used as a block storage device in our work. Figure 1 shows the operations of the proposed caching architecture. When a user requests a web page, the browser requests many resources belong to the page as the requested HTML document is parsed. It first looks up the resources in the first cache using non-volatile memory instead of sending the request to the network. If the requested resources exist on the first cache, they can be processed instantly. If they do not exist on the first cache, the browser looks them up in the second cache. If they are on the second cache, they are copied into the first cache and then processed. If the requested resources do not still exist on the second cache, the browser sends the requests for the resources to web server or proxy server. Figure 1. 2-level browser caching architecture. Almost commercial browsers employ the popularity based caching algorithm such as LRU (Lease Recently Used) or LFU (Lease Frequently Used) to maximize the hit ratio [10]. Since they are originally designed for desktop or laptop that has sufficient caching space, elaborate caching algorithms are not needed. However, if the expensive non-volatile memories are used for the cache, more efficient caching algorithm should be employed. As each resource has different size as well as popularity, the frequently used and small-sized resources should be kept for caching to efficiently manage the space of the first cache. In order to exploit both popularity and size of resources, we divide the first cache space into two areas: LRU area where the resources are maintained in LRU order, and SIZE area where the resources are maintained in size order. 165
3 Figure 2. LRU+SIZE cache management scheme. Figure 2 shows the operations of our LRU+SIZE caching scheme. If the first cache does not have sufficient free space, free space is reclaimed by moving less valuable resources to the second cache. When free space of the first cache becomes below a threshold, our scheme first moves the least recently used resources in the LRU area into the SIZE area. Note that several resources can be moved together from the LRU area to the SIZE area to obtain sufficient free space because the sizes of resources are different. When space of the SIZE area is also below the threshold, the largest resource is first moved into the second cache. Finally, the second cache is maintained in the LRU order, so the least recently used resource is first removed. When a resource in the SIZE area of the first cache or a resource in the second cache is required again, the resource migrates into the LRU area of the first cache. If the space of the first cache is not sufficient for the migration operation, the above mentioned replacement process is performed again. Performance Evaluation To demonstrate the effectiveness using the fast non-volatile memories for the browser performance improvement, we implemented our scheme on QT-webkit. As the non-volatile memories are not available in our experiments yet, we used a small-sized DRAM with RAMDISK instead. Note that the I/O performance of DRAM is similar to that of STT-RAM, and a little higher than that of PCRAM or ReRAM [3]. We first gathered real workloads using browsinghistoryview tool, and they consist of 1,321 pages and 260,991 resources [11]. Figure 3 shows the average resource loading time. Our experiments have been performed with two scenarios: when the storage is busy and idle. We used the Bonnie++ as a background task for busy storage scenario, which is a benchmark tool that tests large file I/O and creation/deletion of small files [12]. We can see that the average resource loading time sharply decreases as the first cache size increases. If the first cache size is enough as 64MB, the average resource loading time decreases as 32% and 34% when storage is busy and idle, respectively. We also measured our scheme with the user-perceived metric. Many existing caching studies focus on the number of hits and ignore the question of how fast the system runs from user s point of view [13]. Figure 4 shows the performance of our scheme in terms of page loading time. If just 4MB of non-volatile memory is used, our scheme could reduce the page loading time as 13% and 12% for two scenarios, which are equivalent to about 0.4secs. When non-volatile memory is enough used, the page loading time is reduced as 0.98secs and 1.03secs for two scenarios. 166
4 Figure 3. Resource loading time. Figure 4. Page loading time. Conclusion A practical approach using non-volatile memories for application performance improvement was presented. We demonstrated that the web browser, which is one of the most popular applications could be improved with a small-sized non-volatile memory in terms of user-perceived performance. We believe that our scheme can be more improved by caching valuable in-memory structures such as render tree by exploiting the non-volatile feature. Acknowledgement This work is supported by IT R&D program MKE/KEIT (No , Embedded System Software for New-memory based Smart Device). This research has been also conducted by the Research Grant of Kwangwoon University in References [1] H. Volos, A. J. Tack and M. M. Swift: Mnemosyne: Lightweight persistent memory, ACM SIGPLAN Notices 46, (3), 2011, pp [2] J. Guerra, L. Mármol, D. Campello, C. Crespo, R. Rangaswami and J. Wei: Software Persistent Memory, USENIX ATC, 2012, pp [3] T. Hwang, J. Jaemin and W. Youjip: Heapo: Heap-based persistent object store, ACM Trans. on Storage, 11, (1), 2015, no. 3. [4] G. Oh, S. Kim, S. Lee and B. Moon: SQLite optimization with phase change memory for mobile applications, ACM VLDB Endowment, 8, (12), 2015, pp [5] Z. Wang, F. X. Lin, L. Zhong and M. Chishtie: How Far Can Client-Only Solutions Go for Mobile Browser Speed?, ACM World Wide Web, 2012, pp [6] Z. Wang, F. X. Lin, L. Zhong and M. Chishtie: Why are Web Browsers Slow on Smartphones?, ACM HotMobile, 2011, pp [7] Z. Wang, F. X. Lin, L. Zhong and M. Chishtie: How effective is mobile browser cache?, ACM Wireless of the Students, by the Students, for the Students, 2011, pp
5 [8] K. Zhang, L. Wang, A. Pan and B. B. Zhu: Smart caching for web browsers, ACM World Wide Web, 2010, pp [9] F. Qian, K. S. Quah, J. Huang, J. Erman, A. Gerber, Z. Mao, S. Sen and O. Spatscheck: Web caching on smartphones: ideal vs. reality, ACM MobiSys, 2012, pp [10] Chromium: Disk Cache, Available at [11] NirSoft: BrowsingHistoryView, Available at history_view.html, [12] Russell Coker: Bonnie++, Available at [13] A. Aghayev and P. Desnoyers: Log-structured cache: trading hit-rate for storage performance (and winning) in mobile devices, ACM 2013, no
A Prefetching Scheme for Improving the Web Page Loading Time with NVRAM
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.1, FEBRUARY, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.1.020 ISSN(Online) 2233-4866 A Prefetching Scheme for Improving
More informationA Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks
A Buffer Replacement Algorithm Exploiting Multi-Chip Parallelism in Solid State Disks Jinho Seol, Hyotaek Shim, Jaegeuk Kim, and Seungryoul Maeng Division of Computer Science School of Electrical Engineering
More informationA Caching-Oriented FTL Design for Multi-Chipped Solid-State Disks. Yuan-Hao Chang, Wei-Lun Lu, Po-Chun Huang, Lue-Jane Lee, and Tei-Wei Kuo
A Caching-Oriented FTL Design for Multi-Chipped Solid-State Disks Yuan-Hao Chang, Wei-Lun Lu, Po-Chun Huang, Lue-Jane Lee, and Tei-Wei Kuo 1 June 4, 2011 2 Outline Introduction System Architecture A Multi-Chipped
More informationA Memory Management Scheme for Hybrid Memory Architecture in Mission Critical Computers
A Memory Management Scheme for Hybrid Memory Architecture in Mission Critical Computers Soohyun Yang and Yeonseung Ryu Department of Computer Engineering, Myongji University Yongin, Gyeonggi-do, Korea
More informationFrequency-based NCQ-aware disk cache algorithm
LETTER IEICE Electronics Express, Vol.11, No.11, 1 7 Frequency-based NCQ-aware disk cache algorithm Young-Jin Kim a) Ajou University, 206, World cup-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do 443-749, Republic
More informationInternational Journal of Software and Web Sciences (IJSWS)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0063 ISSN (Online): 2279-0071 International
More informationPARCEL: Proxy Assisted BRowsing in Cellular networks for Energy and Latency reduction
PARCEL: Proxy Assisted BRowsing in Cellular networks for Energy and Latency reduction Ashiwan Sivakumar 1, Shankaranarayanan PN 1, Vijay Gopalakrishnan 2, Seungjoon Lee 3*, Sanjay Rao 1 and Subhabrata
More informationMigration Based Page Caching Algorithm for a Hybrid Main Memory of DRAM and PRAM
Migration Based Page Caching Algorithm for a Hybrid Main Memory of DRAM and PRAM Hyunchul Seok Daejeon, Korea hcseok@core.kaist.ac.kr Youngwoo Park Daejeon, Korea ywpark@core.kaist.ac.kr Kyu Ho Park Deajeon,
More informationSuspend-aware Segment Cleaning in Log-Structured File System
USENI HotStorage 15 Santa Clara, CA, USA, July 6~7, 2015 Suspend-aware Segment Cleaning in Log-Structured File System Dongil Park, Seungyong Cheon, Youjip Won Hanyang University Outline Introduction Log-structured
More informationP2FS: supporting atomic writes for reliable file system design in PCM storage
LETTER IEICE Electronics Express, Vol.11, No.13, 1 6 P2FS: supporting atomic writes for reliable file system design in PCM storage Eunji Lee 1, Kern Koh 2, and Hyokyung Bahn 2a) 1 Department of Software,
More informationCMPSC 311- Introduction to Systems Programming Module: Caching
CMPSC 311- Introduction to Systems Programming Module: Caching Professor Patrick McDaniel Fall 2016 Reminder: Memory Hierarchy L0: Registers CPU registers hold words retrieved from L1 cache Smaller, faster,
More informationCIT 668: System Architecture. Caching
CIT 668: System Architecture Caching Topics 1. Cache Types 2. Web Caching 3. Replacement Algorithms 4. Distributed Caches 5. memcached A cache is a system component that stores data so that future requests
More informationCFLRU:A A Replacement Algorithm for Flash Memory
CFLRU:A A Replacement Algorithm for Flash Memory CASES'06, October 23 25, 2006, Seoul, Korea. Copyright 2006 ACM 1-59593-543-6/06/0010 Yen-Ting Liu Outline Introduction CFLRU Algorithm Simulation Implementation
More informationFastIO: Eliminating the Deserialization Overhead in Launching Web Applications
International Journal of Electronics and Computer Science Engineering 285 Available Online at www.ijecse.org ISSN: 2277-1956 FastIO: Eliminating the Deserialization Overhead in Launching Web Applications
More informationUsing Transparent Compression to Improve SSD-based I/O Caches
Using Transparent Compression to Improve SSD-based I/O Caches Thanos Makatos, Yannis Klonatos, Manolis Marazakis, Michail D. Flouris, and Angelos Bilas {mcatos,klonatos,maraz,flouris,bilas}@ics.forth.gr
More informationPage Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices
Page Mapping Scheme to Support Secure File Deletion for NANDbased Block Devices Ilhoon Shin Seoul National University of Science & Technology ilhoon.shin@snut.ac.kr Abstract As the amount of digitized
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2014 Lecture 14
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2014 Lecture 14 LAST TIME! Examined several memory technologies: SRAM volatile memory cells built from transistors! Fast to use, larger memory cells (6+ transistors
More informationUnderstanding Storage I/O Behaviors of Mobile Applications. Louisiana State University Department of Computer Science and Engineering
Understanding Storage I/O Behaviors of Mobile Applications Jace Courville jcourv@csc.lsu.edu Feng Chen fchen@csc.lsu.edu Louisiana State University Department of Computer Science and Engineering The Rise
More informationMnemosyne Lightweight Persistent Memory
Mnemosyne Lightweight Persistent Memory Haris Volos Andres Jaan Tack, Michael M. Swift University of Wisconsin Madison Executive Summary Storage-Class Memory (SCM) enables memory-like storage Persistent
More informationFlash Memory Based Storage System
Flash Memory Based Storage System References SmartSaver: Turning Flash Drive into a Disk Energy Saver for Mobile Computers, ISLPED 06 Energy-Aware Flash Memory Management in Virtual Memory System, islped
More informationOptimizing Fsync Performance with Dynamic Queue Depth Adaptation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.5, OCTOBER, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.5.570 ISSN(Online) 2233-4866 Optimizing Fsync Performance with
More informationSOS : Software-based Out-of-Order Scheduling for High-Performance NAND Flash-Based SSDs
SOS : Software-based Out-of-Order Scheduling for High-Performance NAND Flash-Based SSDs Sangwook Shane Hahn, Sungjin Lee and Jihong Kim Computer Architecture & Embedded Systems Laboratory School of Computer
More informationChapter 6 Objectives
Chapter 6 Memory Chapter 6 Objectives Master the concepts of hierarchical memory organization. Understand how each level of memory contributes to system performance, and how the performance is measured.
More informationDelayed Partial Parity Scheme for Reliable and High-Performance Flash Memory SSD
Delayed Partial Parity Scheme for Reliable and High-Performance Flash Memory SSD Soojun Im School of ICE Sungkyunkwan University Suwon, Korea Email: lang33@skku.edu Dongkun Shin School of ICE Sungkyunkwan
More informationOpenSSD Platform Simulator to Reduce SSD Firmware Test Time. Taedong Jung, Yongmyoung Lee, Ilhoon Shin
OpenSSD Platform Simulator to Reduce SSD Firmware Test Time Taedong Jung, Yongmyoung Lee, Ilhoon Shin Department of Electronic Engineering, Seoul National University of Science and Technology, South Korea
More informationAnalysis of Cache Configurations and Cache Hierarchies Incorporating Various Device Technologies over the Years
Analysis of Cache Configurations and Cache Hierarchies Incorporating Various Technologies over the Years Sakeenah Khan EEL 30C: Computer Organization Summer Semester Department of Electrical and Computer
More informationA Page-Based Storage Framework for Phase Change Memory
A Page-Based Storage Framework for Phase Change Memory Peiquan Jin, Zhangling Wu, Xiaoliang Wang, Xingjun Hao, Lihua Yue University of Science and Technology of China 2017.5.19 Outline Background Related
More informationArchitecture Exploration of High-Performance PCs with a Solid-State Disk
Architecture Exploration of High-Performance PCs with a Solid-State Disk D. Kim, K. Bang, E.-Y. Chung School of EE, Yonsei University S. Yoon School of EE, Korea University April 21, 2010 1/53 Outline
More informationLETTER Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs
IEICE TRANS. INF. & SYST., VOL.E92 D, NO.4 APRIL 2009 727 LETTER Solid-State Disk with Double Data Rate DRAM Interface for High-Performance PCs Dong KIM, Kwanhu BANG, Seung-Hwan HA, Chanik PARK, Sung Woo
More informationNBM: An Efficient Cache Replacement Algorithm for Nonvolatile Buffer Caches
: An Efficient Cache Replacement Algorithm for Nonvolatile Buffer Caches JUNSEOK PARK and KERN KOH Seoul National University 56-1 Shillim-dong, Kwanak-gu, Seoul, 151-742 REPUBLIC OF KOREA HYUNKYOUNG CHOI
More informationRecovering Disk Storage Metrics from low level Trace events
Recovering Disk Storage Metrics from low level Trace events Progress Report Meeting May 05, 2016 Houssem Daoud Michel Dagenais École Polytechnique de Montréal Laboratoire DORSAL Agenda Introduction and
More informationCMPSC 311- Introduction to Systems Programming Module: Caching
CMPSC 311- Introduction to Systems Programming Module: Caching Professor Patrick McDaniel Fall 2014 Lecture notes Get caching information form other lecture http://hssl.cs.jhu.edu/~randal/419/lectures/l8.5.caching.pdf
More informationHP Z Turbo Drive G2 PCIe SSD
Performance Evaluation of HP Z Turbo Drive G2 PCIe SSD Powered by Samsung NVMe technology Evaluation Conducted Independently by: Hamid Taghavi Senior Technical Consultant August 2015 Sponsored by: P a
More informationSuspend-aware Segment Cleaning in Log-structured File System
Suspend-aware Segment Cleaning in Log-structured File System Dongil Park, Seungyong Cheon, and Youjip Won Hanyang University, Seoul, Korea {idoitl pg chunccc y jwon}@hanyang.ac.kr Abstract The suspend
More informationA Better Storage Solution
A Better Storage Solution Presented by: Richard Goss Presentation to The Problem with Hard Disks Processors have increased in speed by orders of magnitude over the years. But spinning hard disk drives
More informationLive Virtual Machine Migration with Efficient Working Set Prediction
2011 International Conference on Network and Electronics Engineering IPCSIT vol.11 (2011) (2011) IACSIT Press, Singapore Live Virtual Machine Migration with Efficient Working Set Prediction Ei Phyu Zaw
More informationDesign and Implementation of a Random Access File System for NVRAM
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Design and Implementation of a Random Access
More informationThe Google File System
October 13, 2010 Based on: S. Ghemawat, H. Gobioff, and S.-T. Leung: The Google file system, in Proceedings ACM SOSP 2003, Lake George, NY, USA, October 2003. 1 Assumptions Interface Architecture Single
More informationModule Outline. CPU Memory interaction Organization of memory modules Cache memory Mapping and replacement policies.
M6 Memory Hierarchy Module Outline CPU Memory interaction Organization of memory modules Cache memory Mapping and replacement policies. Events on a Cache Miss Events on a Cache Miss Stall the pipeline.
More informationAmnesic Cache Management for Non-Volatile Memory
Amnesic Cache Management for Non-Volatile Memory Dongwoo Kang, Seungjae Baek, Jongmoo Choi Dankook University, South Korea {kangdw, baeksj, chiojm}@dankook.ac.kr Donghee Lee University of Seoul, South
More informationReducing Excessive Journaling Overhead with Small-Sized NVRAM for Mobile Devices
Reducing Excessive Journaling Overhead with Small-Sized NVRAM for Mobile Devices Junghoon Kim, Changwoo Min, and Young Ik Eom Abstract Journaling techniques are widely used to guarantee file system consistency
More informationStorage Architecture and Software Support for SLC/MLC Combined Flash Memory
Storage Architecture and Software Support for SLC/MLC Combined Flash Memory Soojun Im and Dongkun Shin Sungkyunkwan University Suwon, Korea {lang33, dongkun}@skku.edu ABSTRACT We propose a novel flash
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Caches Martha A. Kim Columbia University Fall 215 Illustrations Copyright 27 Elsevier 1 / 23 Computer Systems Performance depends on which is slowest: the processor or
More informationAtomic Multi-database Transaction of WAL Journaling Mode in SQLite
Atomic Multi-database Transaction of WAL Journaling Mode in SQLite Sungmin Kim, Minseok Kim, Dam Quang Tuan, Youjip Won Dept. of Computer Software, Hanyang University, Seoul, Korea patch913@hanyang.ac.kr,
More informationLBM: A Low-power Buffer Management Policy for Heterogeneous Storage in Mobile Consumer Devices
LBM: A Low-power Buffer Management Policy for Heterogeneous Storage in Mobile Consumer Devices Hyojung Kang Department of Computer Science, Ewha University, Seoul, Korea Junseok Park Semiconductor Business,
More informationCascade Mapping: Optimizing Memory Efficiency for Flash-based Key-value Caching
Cascade Mapping: Optimizing Memory Efficiency for Flash-based Key-value Caching Kefei Wang and Feng Chen Louisiana State University SoCC '18 Carlsbad, CA Key-value Systems in Internet Services Key-value
More informationPhase Change Memory An Architecture and Systems Perspective
Phase Change Memory An Architecture and Systems Perspective Benjamin C. Lee Stanford University bcclee@stanford.edu Fall 2010, Assistant Professor @ Duke University Benjamin C. Lee 1 Memory Scaling density,
More informationS-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality
S-FTL: An Efficient Address Translation for Flash Memory by Exploiting Spatial Locality Song Jiang, Lei Zhang, Xinhao Yuan, Hao Hu, and Yu Chen Department of Electrical and Computer Engineering Wayne State
More informationBIBIM: A Prototype Multi-Partition Aware Heterogeneous New Memory
HotStorage 18 BIBIM: A Prototype Multi-Partition Aware Heterogeneous New Memory Gyuyoung Park 1, Miryeong Kwon 1, Pratyush Mahapatra 2, Michael Swift 2, and Myoungsoo Jung 1 Yonsei University Computer
More informationBaoping Wang School of software, Nanyang Normal University, Nanyang , Henan, China
doi:10.21311/001.39.7.41 Implementation of Cache Schedule Strategy in Solid-state Disk Baoping Wang School of software, Nanyang Normal University, Nanyang 473061, Henan, China Chao Yin* School of Information
More informationCloud Transcoder: Bridging the Format and Resolution Gap between Internet Videos and Mobile Devices
Cloud Transcoder: Bridging the Format and Resolution Gap between Internet Videos and Mobile Devices Zhenhua Li, Peking University Yan Huang, Gang Liu, Fuchen Wang, Tencent Research Zhi-Li Zhang, University
More informationBPCLC: An Efficient Write Buffer Management Scheme for Flash-Based Solid State Disks
BPCLC: An Efficient Write Buffer Management Scheme for Flash-Based Solid State Disks Hui Zhao 1, Peiquan Jin *1, Puyuan Yang 1, Lihua Yue 1 1 School of Computer Science and Technology, University of Science
More informationUbiqStor: Server and Proxy for Remote Storage of Mobile Devices
UbiqStor: Server and Proxy for Remote Storage of Mobile Devices MinHwan Ok 1, Daegeun Kim 2, and Myong-soon Park 1,* 1 Dept. of Computer Science and Engineering / Korea University Seoul, 136-701, Korea
More informationKingston s Data Reduction Technology for longer SSD life and greater performance
Kingston s Data Reduction Technology for longer SSD life and greater performance Solid-State Drives (SSDs) have transitioned from being an expensive storage device to becoming common in tablets, and the
More informationCycle Time for Non-pipelined & Pipelined processors
Cycle Time for Non-pipelined & Pipelined processors Fetch Decode Execute Memory Writeback 250ps 350ps 150ps 300ps 200ps For a non-pipelined processor, the clock cycle is the sum of the latencies of all
More information+ Random-Access Memory (RAM)
+ Memory Subsystem + Random-Access Memory (RAM) Key features RAM is traditionally packaged as a chip. Basic storage unit is normally a cell (one bit per cell). Multiple RAM chips form a memory. RAM comes
More informationCS356: Discussion #9 Memory Hierarchy and Caches. Marco Paolieri Illustrations from CS:APP3e textbook
CS356: Discussion #9 Memory Hierarchy and Caches Marco Paolieri (paolieri@usc.edu) Illustrations from CS:APP3e textbook The Memory Hierarchy So far... We modeled the memory system as an abstract array
More informationLightweight caching strategy for wireless content delivery networks
Lightweight caching strategy for wireless content delivery networks Jihoon Sung 1, June-Koo Kevin Rhee 1, and Sangsu Jung 2a) 1 Department of Electrical Engineering, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon,
More informationBuffer Caching Algorithms for Storage Class RAMs
Issue 1, Volume 3, 29 Buffer Caching Algorithms for Storage Class RAMs Junseok Park, Hyunkyoung Choi, Hyokyung Bahn, and Kern Koh Abstract Due to recent advances in semiconductor technologies, storage
More informationThe Unwritten Contract of Solid State Drives
The Unwritten Contract of Solid State Drives Jun He, Sudarsun Kannan, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau Department of Computer Sciences, University of Wisconsin - Madison Enterprise SSD
More informationLecture-14 (Memory Hierarchy) CS422-Spring
Lecture-14 (Memory Hierarchy) CS422-Spring 2018 Biswa@CSE-IITK The Ideal World Instruction Supply Pipeline (Instruction execution) Data Supply - Zero-cycle latency - Infinite capacity - Zero cost - Perfect
More informationHibachi: A Cooperative Hybrid Cache with NVRAM and DRAM for Storage Arrays
Hibachi: A Cooperative Hybrid Cache with NVRAM and DRAM for Storage Arrays Ziqi Fan, Fenggang Wu, Dongchul Park 1, Jim Diehl, Doug Voigt 2, and David H.C. Du University of Minnesota, 1 Intel, 2 HP Enterprise
More informationSolving the I/O bottleneck with Flash
Solving the I/O bottleneck with Flash Ori Balaban Director of Sales for Global Accounts SanDisk Corporation August 2007 1 Agenda Performance bottlenecks in HDD Alternative solutions SSD value proposition
More informationMemory Hierarchy. Memory Flavors Principle of Locality Program Traces Memory Hierarchies Associativity. (Study Chapter 5)
Memory Hierarchy Why are you dressed like that? Halloween was weeks ago! It makes me look faster, don t you think? Memory Flavors Principle of Locality Program Traces Memory Hierarchies Associativity (Study
More informationCBM: A Cooperative Buffer Management for SSD
3 th International Conference on Massive Storage Systems and Technology (MSST 4) : A Cooperative Buffer Management for SSD Qingsong Wei, Cheng Chen, Jun Yang Data Storage Institute, A-STAR, Singapore June
More informationCOL862 Programming Assignment-1
Submitted By: Rajesh Kedia (214CSZ8383) COL862 Programming Assignment-1 Objective: Understand the power and energy behavior of various benchmarks on different types of x86 based systems. We explore a laptop,
More informationWeb page recommendation using a stochastic process model
Data Mining VII: Data, Text and Web Mining and their Business Applications 233 Web page recommendation using a stochastic process model B. J. Park 1, W. Choi 1 & S. H. Noh 2 1 Computer Science Department,
More informationNon-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance
Non-Volatile Memory Cache Enhancements: Turbo-Charging Client Platform Performance By Robert E Larsen NVM Cache Product Line Manager Intel Corporation August 2008 1 Legal Disclaimer INFORMATION IN THIS
More informationA Personal Information Retrieval System in a Web Environment
Vol.87 (Art, Culture, Game, Graphics, Broadcasting and Digital Contents 2015), pp.42-46 http://dx.doi.org/10.14257/astl.2015.87.10 A Personal Information Retrieval System in a Web Environment YoungDeok
More informationPrinceton University. Computer Science 217: Introduction to Programming Systems. The Memory/Storage Hierarchy and Virtual Memory
Princeton University Computer Science 27: Introduction to Programming Systems The Memory/Storage Hierarchy and Virtual Memory Goals of this Lecture Help you learn about: Locality and caching The memory
More informationClustered Page-Level Mapping for Flash Memory-Based Storage Devices
H. Kim and D. Shin: ed Page-Level Mapping for Flash Memory-Based Storage Devices 7 ed Page-Level Mapping for Flash Memory-Based Storage Devices Hyukjoong Kim and Dongkun Shin, Member, IEEE Abstract Recent
More informationReducing Disk Latency through Replication
Gordon B. Bell Morris Marden Abstract Today s disks are inexpensive and have a large amount of capacity. As a result, most disks have a significant amount of excess capacity. At the same time, the performance
More informationCOMP 273 Winter physical vs. virtual mem Mar. 15, 2012
Virtual Memory The model of MIPS Memory that we have been working with is as follows. There is your MIPS program, including various functions and data used by this program, and there are some kernel programs
More informationA User-space Storage I/O Framework for NVMe SSDs in Mobile Smart Devices
28 IEEE Transactions on Consumer Electronics, Vol. 63, No. 1, February 217 A User-space Storage I/O Framework for NVMe SSDs in Mobile Smart Devices Hyeong-Jun Kim, and Jin-Soo Kim, Member, IEEE Abstract
More informationSSDs vs HDDs for DBMS by Glen Berseth York University, Toronto
SSDs vs HDDs for DBMS by Glen Berseth York University, Toronto So slow So cheap So heavy So fast So expensive So efficient NAND based flash memory Retains memory without power It works by trapping a small
More informationLRC: Dependency-Aware Cache Management for Data Analytics Clusters. Yinghao Yu, Wei Wang, Jun Zhang, and Khaled B. Letaief IEEE INFOCOM 2017
LRC: Dependency-Aware Cache Management for Data Analytics Clusters Yinghao Yu, Wei Wang, Jun Zhang, and Khaled B. Letaief IEEE INFOCOM 2017 Outline Cache Management for Data Analytics Clusters Inefficiency
More informationLECTURE 10: Improving Memory Access: Direct and Spatial caches
EECS 318 CAD Computer Aided Design LECTURE 10: Improving Memory Access: Direct and Spatial caches Instructor: Francis G. Wolff wolff@eecs.cwru.edu Case Western Reserve University This presentation uses
More informationEvaluation Report: Improving SQL Server Database Performance with Dot Hill AssuredSAN 4824 Flash Upgrades
Evaluation Report: Improving SQL Server Database Performance with Dot Hill AssuredSAN 4824 Flash Upgrades Evaluation report prepared under contract with Dot Hill August 2015 Executive Summary Solid state
More informationMemory Hierarchies &
Memory Hierarchies & Cache Memory CSE 410, Spring 2009 Computer Systems http://www.cs.washington.edu/410 4/26/2009 cse410-13-cache 2006-09 Perkins, DW Johnson and University of Washington 1 Reading and
More informationDivided Disk Cache and SSD FTL for Improving Performance in Storage
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.1, FEBRUARY, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.1.015 ISSN(Online) 2233-4866 Divided Disk Cache and SSD FTL for
More informationPower Measurement Using Performance Counters
Power Measurement Using Performance Counters October 2016 1 Introduction CPU s are based on complementary metal oxide semiconductor technology (CMOS). CMOS technology theoretically only dissipates power
More informationDisclaimer This presentation may contain product features that are currently under development. This overview of new technology represents no commitme
FUT3040BU Storage at Memory Speed: Finally, Nonvolatile Memory Is Here Rajesh Venkatasubramanian, VMware, Inc Richard A Brunner, VMware, Inc #VMworld #FUT3040BU Disclaimer This presentation may contain
More informationStorage Management 1
Storage Management Goals of this Lecture Help you learn about: Locality and caching Typical storage hierarchy Virtual memory How the hardware and OS give applications the illusion of a large, contiguous,
More informationA Flash Scheduling Strategy for Current Capping in Multi-Power-Mode SSDs
A Flash Scheduling Strategy for Current Capping in Multi-Power-Mode SSDs Li-Pin Chang, Chia-Hsiang Cheng, and Kai-Hsiang Lin Department of Computer Science National Chiao-Tung University, Taiwan Presented
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Caches Stephen A. Edwards Columbia University Summer 217 Illustrations Copyright 27 Elsevier Computer Systems Performance depends on which is slowest: the processor or
More informationEastern Mediterranean University School of Computing and Technology CACHE MEMORY. Computer memory is organized into a hierarchy.
Eastern Mediterranean University School of Computing and Technology ITEC255 Computer Organization & Architecture CACHE MEMORY Introduction Computer memory is organized into a hierarchy. At the highest
More informationDatabase Hardware Selection Guidelines
Database Hardware Selection Guidelines BRUCE MOMJIAN Database servers have hardware requirements different from other infrastructure software, specifically unique demands on I/O and memory. This presentation
More informationWAM: Wear-Out-Aware Memory Management for SCRAM-Based Low Power Mobile Systems
D. Seo and D. Shin: WAM: Wear-Out-Aware Memory Management for SCRAM-Based Low Power Mobile Systems 803 WAM: Wear-Out-Aware Memory Management for SCRAM-Based Low Power Mobile Systems Dongyoung Seo and Dongkun
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 15
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2017 Lecture 15 LAST TIME: CACHE ORGANIZATION Caches have several important parameters B = 2 b bytes to store the block in each cache line S = 2 s cache sets
More informationAccelerating Microsoft SQL Server Performance With NVDIMM-N on Dell EMC PowerEdge R740
Accelerating Microsoft SQL Server Performance With NVDIMM-N on Dell EMC PowerEdge R740 A performance study with NVDIMM-N Dell EMC Engineering September 2017 A Dell EMC document category Revisions Date
More informationSpeeding Up Cloud/Server Applications Using Flash Memory
Speeding Up Cloud/Server Applications Using Flash Memory Sudipta Sengupta and Jin Li Microsoft Research, Redmond, WA, USA Contains work that is joint with Biplob Debnath (Univ. of Minnesota) Flash Memory
More informationHewlett Packard Enterprise HPE GEN10 PERSISTENT MEMORY PERFORMANCE THROUGH PERSISTENCE
Hewlett Packard Enterprise HPE GEN10 PERSISTENT MEMORY PERFORMANCE THROUGH PERSISTENCE Digital transformation is taking place in businesses of all sizes Big Data and Analytics Mobility Internet of Things
More informationLecture 18: Memory Systems. Spring 2018 Jason Tang
Lecture 18: Memory Systems Spring 2018 Jason Tang 1 Topics Memory hierarchy Memory operations Cache basics 2 Computer Organization Computer Processor Memory Devices Control Datapath Input Output So far,
More informationChapter 5. Large and Fast: Exploiting Memory Hierarchy
Chapter 5 Large and Fast: Exploiting Memory Hierarchy Principle of Locality Programs access a small proportion of their address space at any time Temporal locality Items accessed recently are likely to
More informationVirtual Memory. Reading. Sections 5.4, 5.5, 5.6, 5.8, 5.10 (2) Lecture notes from MKP and S. Yalamanchili
Virtual Memory Lecture notes from MKP and S. Yalamanchili Sections 5.4, 5.5, 5.6, 5.8, 5.10 Reading (2) 1 The Memory Hierarchy ALU registers Cache Memory Memory Memory Managed by the compiler Memory Managed
More informationCSCI-UA.0201 Computer Systems Organization Memory Hierarchy
CSCI-UA.0201 Computer Systems Organization Memory Hierarchy Mohamed Zahran (aka Z) mzahran@cs.nyu.edu http://www.mzahran.com Programmer s Wish List Memory Private Infinitely large Infinitely fast Non-volatile
More informationPerformance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices
Performance Trade-Offs in Using NVRAM Write Buffer for Flash Memory-Based Storage Devices Sooyong Kang, Sungmin Park, Hoyoung Jung, Hyoki Shim, and Jaehyuk Cha IEEE TRANSACTIONS ON COMPUTERS, VOL. 8, NO.,
More informationChapter 12 Wear Leveling for PCM Using Hot Data Identification
Chapter 12 Wear Leveling for PCM Using Hot Data Identification Inhwan Choi and Dongkun Shin Abstract Phase change memory (PCM) is the best candidate device among next generation random access memory technologies.
More informationBitmap discard operation for the higher utilization of flash memory storage
LETTER IEICE Electronics Express, Vol.13, No.2, 1 10 Bitmap discard operation for the higher utilization of flash memory storage Seung-Ho Lim 1a) and Woo Hyun Ahn 2b) 1 Division of Computer and Electronic
More informationReducing Solid-State Storage Device Write Stress Through Opportunistic In-Place Delta Compression
Reducing Solid-State Storage Device Write Stress Through Opportunistic In-Place Delta Compression Xuebin Zhang, Jiangpeng Li, Hao Wang, Kai Zhao and Tong Zhang xuebinzhang.rpi@gmail.com ECSE Department,
More information