Globally Synchronized time via Datacenter Networks
|
|
- Jasmin Campbell
- 5 years ago
- Views:
Transcription
1 1 Globally Synchronized time via Datacenter Networks Ki Suh Lee Cornell University Joint work with Han Wang, Vishal Shrivastav and Hakim Weatherspoon
2 2 Synchronized Clocks Fundamental for network and distributed systems OWD, Monitoring, Coordination, Snapshots, Updates, Goal: Minimized and bounded precision with scalability Minimized and bounded precision: hundreds of nanoseconds Scalability: Entire datacenter
3 3 Clock Synchronization Protocol Offset: Time difference between two clocks Precision: The worst case of offset t " t # Client t $ Time server t %
4 4 Clock Synchronization Protocol RTT = t % t " t $ t # Offset = (( )*( + ) ( -*(. # # Offset = t # t " RTT/2 t " t # Client t $ Time server t %
5 5 Current time protocols do NOT provide bounded precision, due to uncertainty in measured RTT!
6 6 Challenge: RTT is not accurate Errors from Oscillator skew Inaccurate Timestamping Network Stack Network Jitter t " t # Client t $ Time server t %
7 7 Challenge: RTT is not accurate Errors from Oscillator skew Inaccurate Timestamping Network Stack Network Jitter PTP Hardware timestamping PTP-enabled switches Filtering / Smoothing t " t # Client t % t $ Time server
8 8 Challenge: Scalability Re-synchronization period vs. Network overhead Limited number of clients t " t # Client t $ Time server t %
9 9 Synchronization Protocols Precision Scalability Overhead Extra Hardware NTP us Good Moderate None PTP sub-us Good Moderate PTP-enabled devices GPS ns Bad None Timing signal receivers, cables t " t # Client t $ Time server t %
10 10 Solution: Use the PHY to synchronize clocks Application Transport Network Data Link Protocol in the PHY Each physically link is already synchronized! No protocol stack overhead No network overhead Scalable: peer-to-peer and decentralized t 3 t 4
11 11 DTP: Datacenter Time Protocol Application Transport Network Data Link Highly Scalable with bounded precision! ~25ns (4 clock ticks) between peers ~150ns for a datacenter with six hops No Network Traffic Internal Clock Synchronization End-to-End: ~200ns precision!
12 12 Outline Introduction Design Evaluation Discussion Conclusion
13 13 DTP: Datacenter Time Protocol Application Transport Network Data Link 10G Background Continuous /I/s when there is no packet At least 12 /I/s between two Ethernet frames Packet i Packet i+1 Packet i+2
14 14 DTP: Datacenter Time Protocol Application Transport Network Data Link 10G Background Continuous /I/s when there is no packet At least 12 /I/s between two Ethernet frames 1 Control block (/E/, 66bit) = 8 /I/s At least 1 /E/ between any two frames The PHY is run by MHz Period is 6.4ns /E/ /E/ /E/ /E/ /E/ /E/ /E/ /E/ Packet i /E/ Packet i+1 /E/ Packet i+2
15 15 DTP: Datacenter Time Protocol Application Transport Network Data Link DTP overwrites /E/ to send protocol messages Frequent messaging No overhead to Ethernet (L2) /E/ 2bit Syncheader 8bit BlockType 3bit DTP MSG Type 53bit DTP Payload /E/ /E/ DTP /E/ /E/ /E/ DTP /E/ /E/ /E/ Packet i DTP /E/ Packet i+1 DTP /E/ Packet i+2
16 16 10GbE Network Stack Application Data Transport L3 Hdr Data Network L2 Hdr L3 Hdr Data Data Link Preamble Eth Hdr L2 Hdr L3 Hdr Data CRC Gap 64/66b PCS Encode Decode 64 bit Idle 2 bit characters syncheader (/I/) Gigabits /S/ /D/ /D/ /D/ /D/ /T/ /E/ Scrambler Descrambler 16 bit Gearbox Blocksync PMA PMD /26/16 SoNIC NSDI 2013
17 17 DTP Application Transport Encode 64/66b PCS Synchronization FIFO Decode Network Data Link DTP Tx Scrambler DTP Control local counter delay DTP Rx Descrambler Gearbox Blocksync Local Clock PMA PMD local counter: 106-bit clock Frequently, synchronize low 53 bits Occasionally, synchronize high 53 bits delay: one-way delay to peer Remote Clock
18 18 DTP Application Transport Network Data Link Runs in two phases between two peers Init Phase: Measuring OWD Beacon Phase: Re-Synchronization local delay local delay
19 19 DTP: Init Phase Application Transport Network Data Link delay = t % t " α /2 α=3: Ensure delay is always less than actual delay Introduce 2 clock tick errors Due to oscillator skew, timing and Sync FIFO local delay t " t # t $ t % local delay
20 20 DTP: Beacon Phase Application Transport Network Data Link local = max (local, remote+delay) Frequent messages Every 1.2 us (200 clock ticks) with MTU packets Every 7.2 us (1200 clock ticks) with Jumbo packets Introduces 2 clock tick errors Total 4 clock tick errors local delay t " t # local delay
21 21 DTP Switch Application Transport Network Data Link global = max(local counters) Propagates global via Beacon messages global max local delay local delay local delay local delay local delay
22 22 DTP Daemon End-to-End precision Access the DTP counter via PCIe Estimate DTP time using invariant TSC counter
23 23 DTP Property Bounded Precision in hardware Bounded by 4T (=25.6ns, T=oscillator tick is 6.4ns) Network precision bounded by 4TD D is network diameter in hops Requires NIC and switch modifications PTP also requires PTP-enabled devices
24 24 DTP vs PTP Oscillator Skew PTP DTP Timestamping HW - timestamping PHY timestamping Network Stack Not involved Not involved Network Jitter Precision Transparent Clock Boundary Clock Unbounded Tens to Hundreds ns (When Idle) No jitter Bounded
25 25 DTP: Topics discussed in paper Handling failure Different standards: 1GbE, 25GbE, 40GbE, 100GbE, etc External synchronization (i.e. synchronizing to true time) Incremental deployment
26 26 Handling failure Bit Errors Ignores Bit errors in MSBs Appends checksum for low LSBs Faulty Devices When too many jumps outside the bound
27 27 Different Standards Data Rate Encoding Data Width Frequency Period Δ 1 GbE 8b/10b 8bit 125MHz 8ns GbE 64b/66b 32bit MHz 6.4ns GbE 64b/66b 64bit 625MHz 1.6ns GbE 64b/66b 64bit MHz 0.64ns 2
28 28 External Synchronization A master server Connected to a reference time Broadcasts the mapping between DTP and wall time Client servers Interpolates time using DTP counters
29 29 Incremental Deployment Updates per rack DTP-enabled switch DTP-enabled NICs One server acting as a master for wall time Synchronizing Racks DTP-enabled switch DTP beacon-join message for synchronizing DTP counters Select a new master
30 30 Outline Introduction Design Evaluation Discussion Conclusion
31 31 Evaluation DTP Prototype Terasic DE5 board with Altera Stratix V Using Bluespec and Connectal framework
32 32 Evaluation: DTP Topology DTP NIC S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 Measured offsets between peers
33 33 Evaluation: Logger Offset between peers: t $ t # OWD Offset between SW and HW: t # t " DTP Daemon t " DTP Daemon t ", t #, t $ local delay t # t $ local delay
34 34 Evaluation: DTP Topology DTP NIC S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 Offset = dtp CD - dtp ED
35 35 Evaluation: PTP Topology S0 PTP NIC S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 PTP Switch Timeserver
36 36 Evaluation: PTP Topology S0 PTP NIC S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 PTP Switch Timeserver
37 37 Evaluation: PTP Topology S0 PTP NIC S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 PTP Switch Timeserver
38 38 PTP: Idle Network (No traffic) Tens to hundreds of nanosecond precision Offset (nanosecond) Time (min)
39 39 PTP: Medium Loaded (4 Gbps) Tens of microseconds precision 50 Offset (microsecond) Time (min)
40 40 PTP: Heavily Loaded (9 Gbps) Tens to hundreds of microsecond precision Offset (microsecond) Time (min)
41 41 DTP: Heavily Loaded Always within 25.6ns (4 clock ticks) between peers Offset (Nanosecond) S1-S4 S1-S5 S1-S0 S2-S7 S2-S8 S2-S0 S3-S10 S3-S11 S3-S Time (min) Offset (Clock Tick)
42 DTP Daemon 42
43 43 DTP Daemon (after smoothing) Usually can access the counter with 25.6 ns precision Offset (nanosecond) Offset (Clock Tick) Time (min)
44 44 Outline Introduction Design Evaluation Discussion Conclusion
45 45 Next Steps Integration with OSNT (Open Source Network Tester) NetFPGA SUME Board with Xilinx Virtex-7
46 46 Some Related Work Synchronous Ethernet (SyncE) Synchronize the frequency of clocks DTP, PTP synchronizes the time of clocks WhiteRabbit: PTP + SyncE Sub-nanosecond precision 1GbE only yet Commercial PTP + SyncE Tens to hundreds of nanoseconds
47 47 Conclusion DTP provides bounded precision and scalability Bounded precision: 4 clock ticks (25.6ns) between peers Scalability: 153.6ns for a datacenter with six hops Free: No Network Traffic Applications: Usually within 25.6ns (without bounds) End-to-End: * 2 = 200ns!
48 48 Questions? Come to Poster session tomorrow!
Towards Fully Synchronized (and Programmable) Datacenter Networks
Towards Fully Synchronized (and Programmable) Datacenter Networks Vishal Shrivastav, Cornell University 28 Jul 2016 University of Cambridge Outline DTP: Datacenter Time Protocol [SIGCOMM 16] SHOAL: Synchronized
More informationGlobally Synchronized Time via Datacenter Networks
Globally Synchronized Time via Datacenter Networks Ki Suh Lee, Han Wang, Vishal Shrivastav, Hakim Weatherspoon Computer Science Department Cornell University kslee,hwang,vishal,hweather@cs.cornell.edu
More informationData Center Traffic and Measurements: SoNIC
Center Traffic and Measurements: SoNIC Hakim Weatherspoon Assistant Professor, Dept of Computer Science CS 5413: High Performance Systems and ing November 12, 2014 Slides from USENIX symposium on ed Systems
More informationSoNIC: Precise Real1me So3ware Access and Control of Wired Networks. Ki Suh Lee, Han Wang, Hakim Weatherspoon Cornell University
SoNIC: Precise Real1me So3ware Access and Control of Wired s Ki Suh Lee, Han Wang, Hakim Weatherspoon Cornell University 4/11/13 SoNIC NSDI 2013 1 Interpacket Delay and Research Link Interpacket gap, spacing,
More information40-Gbps and 100-Gbps Ethernet in Altera Devices
40-Gbps and 100-Gbps Ethernet in Altera Devices Transceiver Portfolio Workshops 2009 Agenda 40/100 GbE standards 40/100 GbE IP in Altera devices Stratix IV GT FPGA features and advantages Altera standards
More informationData Center Networks and Switching and Queueing and Covert Timing Channels
Data Center Networks and Switching and Queueing and Covert Timing Channels Hakim Weatherspoon Associate Professor, Dept of Computer Science CS 5413: High Performance Computing and Networking March 10,
More informationIEEE 1588 Hardware Assist
Freescale Technology Forum, June 2007 IEEE 1588 Hardware Assist Session ID: AZ317 Satoshi Iida Applications Engineering Manager Agenda IEEE 1588 Protocol Overview Synchronization Overview Why Create Another
More informationPHY Covert Channels: Can you see the Idles?
PHY Covert Channels: Can you see the Idles? Ki Suh Lee, Han Wang, and Hakim Weatherspoon, Cornell University https://www.usenix.org/conference/nsdi4/technical-sessions/presentation/lee This paper is included
More informationPrecision Time Protocol, and Sub-Microsecond Synchronization
Linux Foundation End User Summit May 1, 2012 Precision Time Protocol, and Sub-Microsecond Synchronization Mike Kravetz IBM Linux Technology Center kravetz@us.ibm.com 2009 IBM Corporation Agenda Background/History
More informationSpider Transparent Clock
ISPCS 2008 International IEEE Symposium on Precision Clock Synchronization for Measurement, Control and Communication Ann Arbor, Michigan, September 22 26, 2008 Spider Transparent Clock John C. Eidson
More informationThe Flooding Time Synchronization Protocol
The Flooding Time Synchronization Protocol Miklos Maroti, Branislav Kusy, Gyula Simon and Akos Ledeczi Vanderbilt University Contributions Better understanding of the uncertainties of radio message delivery
More informationAtacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet
Atacama: An Open Experimental Platform for Mixed-Criticality Networking on Top of Ethernet Gonzalo Carvajal 1,2 and Sebastian Fischmeister 1 1 University of Waterloo, ON, Canada 2 Universidad de Concepcion,
More informationIEEE 1588v2 PTP Support
IEEE 1588v2 Precision Time Protocol (PTP) is a packet-based two-way message exchange protocol for synchronizing clocks between nodes in a network, thereby enabling an accurate time distribution over a
More informationDistributed Systems. 05. Clock Synchronization. Paul Krzyzanowski. Rutgers University. Fall 2017
Distributed Systems 05. Clock Synchronization Paul Krzyzanowski Rutgers University Fall 2017 2014-2017 Paul Krzyzanowski 1 Synchronization Synchronization covers interactions among distributed processes
More information802.3bj FEC Overview and Status. 1x400G vs 4x100G FEC Implications DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force. Bill Wilkie Xilinx
802.3bj FEC Overview and Status 1x400G vs 4x100G FEC Implications DRAFT IEEE P802.3bs 400 Gb/s Ethernet Task Force July 2015 Hawaii Bill Wilkie Xilinx Introduction This presentation takes a look at the
More informationA comparative analysis of Precision Time Protocol in native, virtual machines and container-based environments for consolidating automotive workloads
A comparative analysis of Precision Time Protocol in native, virtual machines and container-based environments for consolidating automotive workloads Speaker: Co-authors: Ong Boon Leong boon.leong.ong@intel.com
More informationKyland solution for IEEE1588 Precision Time Synchronization in Electric Utilities
Kyland solution for IEEE1588 Precision Time Synchronization in Electric Utilities IEEE1588 v2 In measurement and control systems there is often a need to synchronize distributed clocks. Traditionally,
More informationHousekeeping. Fall /5 CptS/EE 555 1
Housekeeping Lab access HW turn-in Jin? Class preparation for next time: look at the section on CRCs 2.4.3. Be prepared to explain how/why the shift register implements the CRC Skip Token Rings section
More informationINTRODUCTION TO WIRELESS SENSOR NETWORKS. CHAPTER 7: TIME SYNCHRONIZATION Anna Förster
INTRODUCTION TO WIRELESS SENSOR NETWORKS CHAPTER 7: TIME SYNCHRONIZATION Anna Förster OVERVIEW 1. Clocks and Delay Sources 2. Requirements and Challenges 3. Time Synchronization Protocols 1. Lightweight
More informationClock-Synchronisation
Chapter 2.7 Clock-Synchronisation 1 Content Introduction Physical Clocks - How to measure time? - Synchronisation - Cristian s Algorithm - Berkeley Algorithm - NTP / SNTP - PTP IEEE 1588 Logical Clocks
More informationTCP Over SoNIC. Xuke Fang Cornell University. XingXiang Lao Cornell University
TCP Over SoNIC Xuke Fang Cornell University XingXiang Lao Cornell University ABSTRACT SoNIC [1], a Software-defined Network Interface Card, which provides the access to the physical layer and data link
More information1GbEth. Access Switch. Workgroup Switch. 10MbEth. Figure 1: Enterprise LAN Topology Example
1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a
More informationConfiguring PTP. Information About PTP. This chapter contains the following sections:
This chapter contains the following sections: Information About PTP Information About PTP, on page 1 PTP Device Types, on page 2 PTP Process, on page 3 High Availability for PTP, on page 3 Licensing Requirements
More information10 Gigabit Ethernet 10GBase-W PHY. 1 Introduction. Product Brief Version May 2005
1 Introduction Initially, 10 Gigabit Ethernet is used by network managers to provide high-speed, local backbone interconnection between large-capacity switches, as it enables Internet Service Providers
More informationChapter 3.1 Acknowledgment:
Chapter 3.1 Acknowledgment: This material is based on the slides formatted by Dr Sunilkumar S. manvi and Dr Mahabaleshwar S. Kakkasageri, the authors of the textbook: Wireless and Mobile Networks, concepts
More informationManagement Support for Automatic Measurement of Link Delay Asymmetry
Management Support for Automatic Measurement of Link Delay Asymmetry 802.1 ASbt, 201111 IEEE 802 plenary Lu Huang (huanglu@chinamobile.com) Agenda Backgroud Management support for automatic measurement
More informationTime Sync distribution via PTP
Time Sync distribution via PTP Challenges, Asymmetries, Solutions ITSF - 2011 Stefano Ruffini, Ericsson Time Synchronization via PTP, cont. The basic principle is to distribute Time sync reference by means
More informationPERFORMANCE OF IEEE 1588 IN LARGE-SCALE NETWORKS
42 nd Annual Precise Time and Time Interval (PTTI) Meeting PERFORMANCE OF IEEE 1588 IN LARGE-SCALE NETWORKS Georg Gaderer, Nataša Simanić, Patrick Loschmidt, and Bojan Ćorić Institute for Integrated Sensor
More informationOn the cost of tunnel endpoint processing in overlay virtual networks
J. Weerasinghe; NVSDN2014, London; 8 th December 2014 On the cost of tunnel endpoint processing in overlay virtual networks J. Weerasinghe & F. Abel IBM Research Zurich Laboratory Outline Motivation Overlay
More informationIEEE 1588 PTP clock synchronization over a WAN backbone
Whitepaper IEEE 1588 PTP clock synchronization over a WAN backbone A field study comparing PTP clock synchronization accuracy against GPS external time reference in a live production WAN environment Contents
More informationRelationship of 1000BASE-T1 to other standards
97.1.2 Relationship of 1000BASE-T1 to other standards Relations between the 1000BASE-T1 PHY, the ISO Open Systems Interconnection (OSI) Reference Model, and the IEEE 802.3 CSMA/CD LAN Model are shown in
More informationMulti-Gigabit Transceivers Getting Started with Xilinx s Rocket I/Os
Multi-Gigabit Transceivers Getting Started with Xilinx s Rocket I/Os Craig Ulmer cdulmer@sandia.gov July 26, 2007 Craig Ulmer SNL/CA Sandia is a multiprogram laboratory operated by Sandia Corporation,
More informationChapter 16: Switched Ethernet in Automation. Wenbo Qiao
Chapter 16: Switched Ethernet in Automation Wenbo Qiao Ethernet Basics What is Ethernet? Why Ethernet? ( not FieldBus?) Flexibility, Scalability and Performance Key Strength: many protocols running simultaneously
More information25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. 25G
More informationTiming and Synchronization Configuration Guide, Cisco IOS XE Everest (Cisco ASR 920 Routers)
Timing and Synchronization Configuration Guide, Cisco IOS XE Everest 16.5.1 (Cisco ASR 920 Routers) First Published: 2017-03-23 Americas Headquarters Cisco Systems, Inc. 170 West Tasman Drive San Jose,
More informationXAUI as a SUPI Alternative
Rich Taborek Tampa, FL nserial November 6-9, 2000 IEEE P802.3ae Task Force 1 Presentation Purpose Why Propose This Now? Why Wasn t This Proposed Before? Illustrate WAN PHY & Its Interfaces Describe WAN
More informationInterlaken IP datasheet
Key words:interlaken, MAC, PCS, SERDES Abstract:Interlaken MAC/PCS implementation per Interlaken protocol v1.2 All rights reserved Table of Contents 1. Introduction...4 2. Specification...4 3. Architecture...4
More informationIntel Stratix 10 Low Latency 40G Ethernet Design Example User Guide
Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Quick Start Guide...
More information100GE and 40GE PCS Proposal
100GE and 0GE PCS Proposal Mark Gustlin, Gary Nicholl, Oded Trainin IEEE HSSG September 2007 Supporters Pete Anslow - Nortel Med Belhadj Cortina Brad Booth AMCC Frank Chang - Vitesse Chris Cole Finisar
More informationIEEE 1588 & PTP USING EMBEDDED LINUX SYSTEMS
IEEE 1588 & PTP USING EMBEDDED LINUX SYSTEMS Created by Insop Song This is NOT an advance topic of 1588 and PTP Presenter is NOT one of the PTP application developers This IS a collection of information
More informationA Protocol for Realtime Switched Communication in FPGA Clusters
A Protocol for Realtime Switched Communication in FPGA Clusters Richard D. Anderson Computer Science and Engineering, Box 9637 Mississippi State University Mississippi State, MS 39762 rda62@msstate.edu
More informationPTP Implementation Challenges and Best Practices
28 MAY 2018 PTP Implementation Challenges and Best Practices Karl J. Kuhn Sr. Applications Engineer karl.j.kuhn@tektronix.com SDI Video Plant 2 IP Video Plant 3 Low-Jitter on Video over IP IP packets carrying
More informationNetFPGA Hardware Architecture
NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials NetFPGA http://netfpga.org 2 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block
More informationA HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing
A HT3 Platform for Rapid Prototyping and High Performance Reconfigurable Computing Second International Workshop on HyperTransport Research and Application (WHTRA 2011) University of Heidelberg Computer
More informationConfiguring Precision Time Protocol (PTP)
Finding Feature Information, on page 1 Restrictions and Limitations for PTP, on page 1 Information About Precision Time Protocol, on page 2 Configuring PTP, on page 10 Examples: Layer 2 and Layer 3 PTP
More informationIEEE 1588, Standard for a Precision Clock Synchronization Protocol
IEEE 1588, Standard for a Precision Clock Synchronization Protocol What is it? Where is it used? How does it work? How to implement it? Prof. Hans Weibel, Zurich University of Applied Sciences hans.weibel@zhwin.ch
More informationG Telecom Profile
Precision Time Protocol (PTP) is a protocol for distributing precise time and frequency over packet networks. PTP is defined in the IEEE Standard 588. It defines an exchange of timed messages. PTP allows
More informationThe White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
More informationG Telecom Profile
Precision Time Protocol (PTP) is a protocol for distributing precise time and frequency over packet networks. PTP is defined in the IEEE Standard 1588. It defines an exchange of timed messages PTP allows
More informationEnhancing intra and inter datacenter synchronization using White Rabbit
When every nanosecond counts Enhancing intra and inter datacenter synchronization using White Rabbit Pablo Marín Jiménez www.sevensols.com Summary Visibility network White Rabbit technology. Production
More informationData Center Traffic and Measurements: Available Bandwidth Estimation Hakim Weatherspoon
Data Center Traffic and Measurements: Available Bandwidth Estimation Hakim Weatherspoon Assistant Professor, Dept of Computer Science CS 5413: High Performance Systems and Networking November 14, 2014
More informationPTP FOR FINANCIAL NETWORKS BASICS, PITFALLS, DO S AND DON TS THE VENDOR VERSION
PTP FOR FINANCIAL NETWORKS BASICS, PITFALLS, DO S AND DON TS THE VENDOR VERSION WOJCIECH OWCZAREK, GLOBAL COMMUNICATIONS LAB, INTERCONTINENTAL EXCHANGE, INC. ITSF 2016 PRAGUE, 2 NOVEMBER 2016 0. OUTLINE
More informationETH. Ethernet MAC with Timestamp Extension. TCD30xx User Guide. Revision July 17, 2015
TCD30xx User Guide ETH Ethernet MAC with Timestamp Extension Revision 1.0.0-41582 July 17, 2015 Copyright 2015, TC Applied Technologies. All rights reserved. LIST OF TABLES... 16-3 LIST OF FIGURES... 16-4
More informationCS 5413 Group Projects. Friday, February 17, 2017
CS 5413 Group Projects Friday, February 17, 2017 Goals Identify a fun and challenging semester project Suggested project ideas relate to: Disaggregated Datacenters Designing new Dataplane Programming applications
More informationWAN-compatible 10 Gigabit Ethernet Tutorial. Opticon Burlingame, CA July 31, 2000
WAN-compatible 10 Gigabit Ethernet Tutorial Opticon 2000 Burlingame, CA July 31, 2000 Carrier and Service Provider Applications Location A 10GbE Metro Metropolitan Optical Networks Dark Fiber Interconnect
More informationPowering Next-Generation IP Broadcasting using QFX Series Switches. Tech Note
Powering Next-Generation IP Broadcasting using QFX Series Switches Tech Note March 2018 Juniper Networks, Inc. 1133 Innovation Way Sunnyvale, California 94089 USA 408-745-2000 www.juniper.net Juniper Networks
More informationLinks Reading: Chapter 2. Goals of Todayʼs Lecture. Message, Segment, Packet, and Frame
Links Reading: Chapter 2 CS 375: Computer Networks Thomas Bressoud 1 Goals of Todayʼs Lecture Link-layer services Encoding, framing, and error detection Error correction and flow control Sharing a shared
More informationCMPE 150/L : Introduction to Computer Networks. Chen Qian Computer Engineering UCSC Baskin Engineering Lecture 18
CMPE 150/L : Introduction to Computer Networks Chen Qian Computer Engineering UCSC Baskin Engineering Lecture 18 1 Final project demo Please do the demo THIS week to the TAs. Or you are allowed to use
More informationIntroduction Technology Equipment Performance Current developments Conclusions. White Rabbit. A quick introduction. Javier Serrano
White Rabbit A quick introduction Javier Serrano CERN BE-CO Hardware and Timing section ICALEPCS pre-conference workshop Barcelona, 7 October 2017 Javier Serrano Introduction to White Rabbit 1/29 Outline
More informationLow Latency 40G Ethernet Example Design User Guide
Low Latency 40G Ethernet Example Design User Guide Subscribe UG-20025 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Quick Start Guide...1-1 Directory Structure... 1-2 Design Components...
More information10GBase-R PCS/PMA Controller Core
10GBase-R PCS/PMA Controller Core Contents 1 10GBASE-R PCS/PMA DATA SHEET 1 1.1 FEATURES.................................................. 1 1.2 APPLICATIONS................................................
More informationLow Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide
Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-01172 101 Innovation Drive San Jose, CA 95134 www.altera.com
More informationCS 3516: Advanced Computer Networks
Welcome to CS 3516: Advanced Computer Networks Prof. Yanhua Li Time: 9:00am 9:50am M, T, R, and F Location: Fuller 320 Fall 2017 A-term 1 Some slides are originally from the course materials of the textbook
More informationPTP650 Synchronous Ethernet and IEEE1588 Primer
PTP650 Synchronous and IEEE1588 Primer Table of Contents 3 in Cellular Backhaul 3 Timing Options for Cellular Backhaul 4 Synchronous 4 What is Synchronous? 4 Synchronous on PTP 650 5 Precision Time Protocol
More informationCS 43: Computer Networks Switches and LANs. Kevin Webb Swarthmore College December 5, 2017
CS 43: Computer Networks Switches and LANs Kevin Webb Swarthmore College December 5, 2017 Ethernet Metcalfe s Ethernet sketch Dominant wired LAN technology: cheap $20 for NIC first widely used LAN technology
More informationLow Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide
Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-01172 101 Innovation Drive San Jose, CA 95134 www.altera.com
More informationUltraScale Architecture Integrated Block for 100G Ethernet v1.4
UltraScale Architecture Integrated Block for 100G Ethernet v1.4 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary..................................................................
More informationLow Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More informationExtreme Low Latency 10G Ethernet IP Solution Product Brief (HTK-ELL10G-ETH-FPGA)
The 10Gbps Extreme Low Latency Ethernet IP solution offers a fully integrated IEEE802.3 compliant package for NIC (Network Interface Card) and Ethernet switching applications. This industry leading extreme
More informationQuickSpecs. HP Z 10GbE Dual Port Module. Models
Overview Models Part Number: 1Ql49AA Introduction The is a 10GBASE-T adapter utilizing the Intel X722 MAC and X557-AT2 PHY pairing to deliver full line-rate performance, utilizing CAT 6A UTP cabling (or
More information1588v2 Performance Validation for Mobile Backhaul May Executive Summary. Case Study
Case Study 1588v2 Performance Validation for Mobile Backhaul May 2011 Executive Summary Many mobile operators are actively transforming their backhaul networks to a cost-effective IP-over- Ethernet paradigm.
More informationCommunication (III) Kai Huang
Communication (III) Kai Huang Ethernet Turns 40 12/17/2013 Kai.Huang@tum 2 Outline Bus basics Multiple Master Bus Network-on-Chip Examples o SPI o CAN o FlexRay o Ethernet Basic OSI model Real-Time Ethernet
More information802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE
802.3bj FEC Overview and Status 400GbE Logic Challenges DRAFT IEEE May 2013 Victoria Mark Gustlin - Xilinx John D Ambrosia - Dell Gary Nicholl - Cisco Agenda Review of past logic related objectives Lessons
More informationTIME SYNCHRONIZING USING IEEE SYNCHRONOUS ETHERNET IN A TIME-SETTING MODE OF OPERATION
TIME SYNCHRONIZING USING IEEE 1588 + SYNCHRONOUS ETHERNET IN A TIME-SETTING MODE OF OPERATION P. Stephan Bedrosian LSI Corporation 300 Brickstone Square, Andover, MA 01810, USA stephan.bedrosian@lsi.com
More informationOSNT A Community-owned platform for high-performance and low-cost network testing
May, 14 2015 OSNT A Community-owned platform for high-performance and low-cost network testing Gianni Antichi gianni.antichi@cl.cam.ac.uk 1 Let s start with the context. We all know why we need network
More informationPHY Link Channel Resource Allocation, Overhead, Impact on Procedures. Nicola Varanese (Qualcomm)
PHY Link Channel Resource Allocation, Overhead, Impact on Procedures Nicola Varanese (Qualcomm) 1 Summary A PHY Control Channel (PLC) is needed for Aiding PHY initialization and CNU bring-up Broadcasting
More informationUsing Time Division Multiplexing to support Real-time Networking on Ethernet
Using Time Division Multiplexing to support Real-time Networking on Ethernet Hariprasad Sampathkumar 25 th January 2005 Master s Thesis Defense Committee Dr. Douglas Niehaus, Chair Dr. Jeremiah James,
More informationMiFID II and beyond. In depth session on a slightly different approach to compliance validation. George Nowicki, TP ICAP ITSF 2017
MiFID II and beyond. In depth session on a slightly different approach to compliance validation. George Nowicki, TP ICAP ITSF 2017 MiFID II clock sync Global traceability of financial events 100 [us] macro
More informationData Rate Adaptation in EPoC
Data Rate Adaptation in EPoC Marek Hajduczenia, PhD ZTE Corporation marek.hajduczenia@zte.pt Andrea Garavaglia Qualcomm Inc. andreag@qti.qualcomm.com IEEE 802.3bn Orlando, FL 18-21 March 2013 Summary This
More informationEthernet Time Transfer through a U.S. Commercial Optical Telecommunications Network WSTS 2015
Ethernet Time Transfer through a U.S. Commercial Optical Telecommunications Network WSTS 2015 Marc Weiss, mweiss@nist.gov, 303-497-3261 NIST Time and Frequency Division Lee Cosart, lee.cosart@microsemi.com,
More informationECE4110 Internetwork Programming. Introduction and Overview
ECE4110 Internetwork Programming Introduction and Overview 1 EXAMPLE GENERAL NETWORK ALGORITHM Listen to wire Are signals detected Detect a preamble Yes Read Destination Address No data carrying or noise?
More informationNGN Standards. The 5th International Telecom Sync Forum, ITSF London, November Stefano Ruffini Ericsson
NGN Standards The 5th International Telecom Sync Forum, ITSF London, November - 2007 Stefano Ruffini Ericsson stefano.ruffini@ericsson.com Presentation outline Synchronization in the Standards: from Traditional
More informationUnderstanding PTP. A network device physically attached to the primary time source. All clocks are synchronized to the grandmaster clock.
The Precision Time Protocol (PTP), as defined in the IEEE 1588 standard, synchronizes with nanosecond accuracy the real-time clocks of the devices in a network. The clocks in are organized into a master-slave
More informationContents. Introduction. Methodology. Check for Output Drops. Introduction Methodology
Contents Introduction Methodology Check for Output Drops Determine if the Drops are Unicast or Multicast Determine Which Output Buffer is Used Check the Active Buffer Monitoring Counters Actively Increment
More informationHector Codes - SoNIC Steganography
Hector Codes - SoNIC Steganography Hector A. Tosado Jimenez August 7, 2011 1 Introduction asdin our world we tend to rely too much on a variety of networks in order to have a functional society. May it
More informationTime Synchronization for AV applications across Wired and Wireless 802 LANs [for residential applications]
Time Synchronization for AV applications across Wired and Wireless 802 LANs [for residential applications] A presentation to 802.11 TGv Kevin Stanton Intel Corporation 5/20/2006 1 Agenda Motivation Time
More informationThe Open System Interconnect model
The Open System Interconnect model Telecomunicazioni Undergraduate course in Electrical Engineering University of Rome La Sapienza Rome, Italy 2007-2008 1 Layered network design Data networks are usually
More information10Gb Ethernet PCS Core
July 2002 Features Complete 10Gb Ethernet Physical Coding Sublayer (PCS) Solution Based on the ORCA 10 Gbits/s Line Interface (ORLI10G) FPSC, Enabling Flexible10GbE LAN/WAN Application Solutions. IP Targeted
More informationMeasuring 802.1AS Slave Clock Accuracy. Alon Regev
Measuring 802.1AS Slave Clock Accuracy Alon Regev 1 Introduction to IEEE 1588 and IEEE 802.1AS IEEE 1588 & IEEE 802.1AS standards define how to synchronize time accurately between nodes on a network IEEE
More informationLow Latency 100G Ethernet Design Example User Guide
Low Latency 100G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 16.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start Guide...
More informationIntroduction to Ethernet Latency
Introduction to Ethernet Latency An Explanation of Latency and Latency Measurement The primary difference in the various methods of latency measurement is the point in the software stack at which the latency
More information10GE WAN PHY Delineation Performance
10GE WAN PHY Delineation Performance Bijan Raahemi David W. Martin Iain Verigin Tom Palkert Pankaj Kumar Nortel Networks Nortel Networks PMC-Sierra AMCC Level One/Intel January 18-20, 2000 Dallas, TX The
More informationA PROPOSED REVISION TO IRIG 218 BASED ON REAL WORLD EXPERIENCE Gary A. Thom GDP Space Systems 300 Welsh Road, Horsham, PA
Abstract A PROPOSED REVISION TO IRIG 218 BASED ON REAL WORLD EXPERIENCE Gary A. Thom GDP Space Systems 300 Welsh Road, Horsham, PA 19044 gthom@delta-info.com The Range Commanders Council has been attempting
More informationSoCe. Introduction to HSR/PRP/ IEEE 1588(PTP) System-on-Chip engineering V: UCA STICK
SoCe System-on-Chip engineering Introduction to HSR/PRP/ IEEE 1588(PTP) V:140626 UCA STICK SoCe Index: Introduction: PRP (IEC 62439 3 Clause 4) HSR (IEC 62439 3 Clause 5) IEEE 1588 IEC61588 (PTP) HPS IP:
More information6.033 Computer System Engineering
MIT OpenCourseWare http://ocw.mit.edu 6.033 Computer System Engineering Spring 2009 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. 6.033 Lecture 10:
More informationToday. Last Time. Motivation. CAN Bus. More about CAN. What is CAN?
Embedded networks Characteristics Requirements Simple embedded LANs Bit banged SPI I2C LIN Ethernet Last Time CAN Bus Intro Low-level stuff Frame types Arbitration Filtering Higher-level protocols Today
More informationMoonGen. A Scriptable High-Speed Packet Generator. Paul Emmerich. January 31st, 2016 FOSDEM Chair for Network Architectures and Services
MoonGen A Scriptable High-Speed Packet Generator Paul Emmerich January 31st, 216 FOSDEM 216 Chair for Network Architectures and Services Department of Informatics Paul Emmerich MoonGen: A Scriptable High-Speed
More informationG Telecom Profile
Why G.8275.1? More About G.8275.1 First Published: March 29, 2016 Precision Time Protocol (PTP) is a protocol for distributing precise time and frequency over packet networks. PTP is defined in the IEEE
More informationNetworked Control Systems for Manufacturing: Parameterization, Differentiation, Evaluation, and Application. Ling Wang
Networked Control Systems for Manufacturing: Parameterization, Differentiation, Evaluation, and Application Ling Wang ling.wang2@wayne.edu Outline Introduction Parameterization Differentiation Evaluation
More informationIEEE1588 profile development in ITU-T
IEEE1588 profile development in ITU-T Michael Mayer Ciena Corporation March, 2012 Ciena 2011 Outline -General approach to Profile development in ITU-T -Review of IEEE1588 -Telecom architecture: how it
More information