OSNT A Community-owned platform for high-performance and low-cost network testing

Size: px
Start display at page:

Download "OSNT A Community-owned platform for high-performance and low-cost network testing"

Transcription

1 May, OSNT A Community-owned platform for high-performance and low-cost network testing Gianni Antichi gianni.antichi@cl.cam.ac.uk 1

2 Let s start with the context. We all know why we need network testers. We also know there are plenty of solu4ons that do the job. Why OSNT then? commonly closed and proprietary systems limited flexibility well outside the reach of most universi8es and research laboratories 2

3 Introduction Long development cycles and high cost create a requirement for open- source network tes4ng Open- source hardware/so1ware co- design For research community flexible scalable community- based 3

4 Introduction NetFPGA pla?orm enabled the first prototype of OSNT. The open nature of NetFPGA ecosystem represents the best star8ng point for open HW/SW community- oriented projects. OSNT aims to build a community as NetFPGA did. 4

5 NetFPGA-10G NetFPGA (Networked FPGA) is a line- rate, flexible, open networking plaiorm for teaching and research NeFPGA board tools + reference designs contributed projects community 5

6 OSNT architecture on NetFPGA-10G OSNT flexibility provides support for a wide range of use- cases OSNT- TG a single card, capable of genera8ng packets on four 10GbE ports to test a single networking system or a small network OSNT- MON a single card, capable of capturing packets arriving through four 10GbE ports to provide loss limited capture system with both high- resolu8on and high precision 8mestamping 6

7 OSNT architecture on NetFPGA-10G Hybrid OSNT the combina8on of Traffic Generator and Traffic Monitor into single FPGA device and single card to perform full line- rate, per- flow characteriza8on of a network (device) under test Scalable OSNT our approach for coordina8ng large numbers of mul8ple generators and monitors synchronized by a common 8me- base s8ll largely under work 7

8 OSNT-TG PCAP replay func8on replay traces at a configurable rate look at it as a sort of Hardware- Assisted tcpreplay PCAP traces dumped straight in the SRAM (27 MB) Possibility to embed hardware TX 8mestamp alongside a packet count at a configurable offset 8mestamp can be GPS corrected full line rate regardless packet length on 2 ports (10Gbps ports) 8

9 OSNT-MON Packet capture func8onality GPS corrected hardware 8mestamp in recep8on Two traffic- thinning approaches hardware packet filtering (5- tuple) hardware snap- length (hash for the discarded part) High level traffic sta8s8cs being calculated in hardware Libpcap patch for nanosecond granularity provided 9

10 OSNT-MON evaluation 20 OSNT with 40B cut/hash 2-ports max rate (without loss) OSNT 2-ports max rate (without loss) OSNT 1-port max rate (without loss) Max rate PCIe Gen1 Utilization (Gbps) Packet size (bytes) - log 10 scale 10

11 what can we do from here? how can we effec6vely use OSNT? traffic characteriza8on (OSNT is an high precision traffic capture system) networking device tes8ng (OSNT is an high performance traffic generator) adapt OSNT to your needs (OSNT is open, OSNT is a star8ng point) What about using OSNT for switch performance evaluacon/characterizacon? (i.e., latency) 11

12 how is it possible to characterize a networking device latency with OSNT? we can embed the transmission 8mestamp into the packet OSNT can send packets at high rates and wait them back Compare the TX 8mestamp with the RX one. Switch under test 12

13 13 woooot!!!!! I can accurately measure switching latency!

14 ok this is cool, but what s next? par8cipate, contribute to the open source network tes8ng community extend OSNT with new features yes, ok..but Where can we go from here? How can we fully exploit OSNT? 14

15 the effec8ve integra8on of the OpenFlow protocol in produc8on requires a flexible and high- precision open- source measurement pla?orm which provide a deep understanding of switch capabili8es OFLOPS- Turbo (Open Framework for OpenFlow Switch Evalua4on) NetFPGA enables OSNT OSNT enables OFLOPS- Turbo 15

16 OFLOPS OFLOPS-Turbo hbps://github.com/oflops- Turbo/ nf- pktgencap- lib code available soon!!! OFLOPS- Turbo 16

17 OFLOPS-Turbo OFLOPS is an holis8c measurement pla?orm which enables the development of custom OF- based experiment OSNT can be used to fulfil the data plane requirements of the experiment OFLOPS- Turbo host can be interconnected with one or more switches in arbitrary topologies and measure with high precision specific aspects of the network architecture 17

18 OFLOPS-Turbo OFLOPS-Turbo host sw hw OSNT OFLOPS platform OSNT Data Channels Control Channel OpenFlow Switch OpenFlow Switch 18

19 what can we do from here? how can we effec6vely use OFLOPS- Turbo? OpenFlow flow table inser8on measurements OpenFlow flow table modifica8on measurements Create your own test in SW and test mul8 Gigabit switches! 19

20 20 Let s consider a tes6ng scenario

21 In our lab we have 01. Pica8 P DELL Force10 S4810 Let s see what we can do with OFLOPS- Turbo! 21

22 insertion delay (sec) Pica8 OVS Pica8 L2/L3 Force number of flows 22

23 3 2.5 Pica8 OVS Pica8 L2/L3 Force10 insertion delay (sec) number of flows 23

24 this is a star6ng point OSNT/OFLOPS- Turbo are a star6ng point.. Ques6ons? Ideas? Comments? 24

NetFPGA Summer Course

NetFPGA Summer Course NetFPGA Summer Course Presented by: Andrew W Moore, Noa Zilberman, Gianni Antichi Stephen Ibanez, Marcin Wojcik, Jong Hun Han, Salvator Galea, Murali Ramanujam, Jingyun Zhang, Yuta Tokusashi University

More information

Globally Synchronized time via Datacenter Networks

Globally Synchronized time via Datacenter Networks 1 Globally Synchronized time via Datacenter Networks Ki Suh Lee Cornell University Joint work with Han Wang, Vishal Shrivastav and Hakim Weatherspoon 2 Synchronized Clocks Fundamental for network and distributed

More information

1/12/11. ECE 1749H: Interconnec3on Networks for Parallel Computer Architectures. Introduc3on. Interconnec3on Networks Introduc3on

1/12/11. ECE 1749H: Interconnec3on Networks for Parallel Computer Architectures. Introduc3on. Interconnec3on Networks Introduc3on ECE 1749H: Interconnec3on Networks for Parallel Computer Architectures Introduc3on Prof. Natalie Enright Jerger Winter 2011 ECE 1749H: Interconnec3on Networks (Enright Jerger) 1 Interconnec3on Networks

More information

DPDK Summit China 2017

DPDK Summit China 2017 Summit China 2017 Embedded Network Architecture Optimization Based on Lin Hao T1 Networks Agenda Our History What is an embedded network device Challenge to us Requirements for device today Our solution

More information

SoNIC: Precise Real1me So3ware Access and Control of Wired Networks. Ki Suh Lee, Han Wang, Hakim Weatherspoon Cornell University

SoNIC: Precise Real1me So3ware Access and Control of Wired Networks. Ki Suh Lee, Han Wang, Hakim Weatherspoon Cornell University SoNIC: Precise Real1me So3ware Access and Control of Wired s Ki Suh Lee, Han Wang, Hakim Weatherspoon Cornell University 4/11/13 SoNIC NSDI 2013 1 Interpacket Delay and Research Link Interpacket gap, spacing,

More information

ECE 1749H: Interconnec1on Networks for Parallel Computer Architectures. Introduc1on. Prof. Natalie Enright Jerger

ECE 1749H: Interconnec1on Networks for Parallel Computer Architectures. Introduc1on. Prof. Natalie Enright Jerger ECE 1749H: Interconnec1on Networks for Parallel Computer Architectures Introduc1on Prof. Natalie Enright Jerger Winter 2011 ECE 1749H: Interconnec1on Networks (Enright Jerger) 1 Interconnec1on Networks

More information

HEX Switch: Hardware-assisted security extensions of OpenFlow

HEX Switch: Hardware-assisted security extensions of OpenFlow HEX Switch: Hardware-assisted security extensions of OpenFlow Taejune Park / KAIST / taejune.park@kaist.ac.kr Zhaoyan Xu / StackRox Inc. / z@stackrox.com Seungwon Shin / KAIST / claude@kaist.ac.kr Software-Defined

More information

Performance Analysis of OpenFlow Hardware

Performance Analysis of OpenFlow Hardware MSC SYSTEMS & NETWORK ENGINEERING Performance Analysis of OpenFlow Hardware By: Michiel APPELMAN michiel.appelman@os3.nl Supervisor: Ronald VAN DER POL rvdp@sara.nl Maikel DE BOER maikel.deboer@os3.nl

More information

OFLOPS-Turbo: Testing the next-generation OpenFlow switch

OFLOPS-Turbo: Testing the next-generation OpenFlow switch OFLOPS-Turbo: Testing the next-generation OpenFlow switch Charalampos Rotsos, Gianni Antichi, Marc Bruyère, Philippe Owezarski, Andrew W. Moore To cite this version: Charalampos Rotsos, Gianni Antichi,

More information

COMPUTER networks are the hallmark of 21st Century

COMPUTER networks are the hallmark of 21st Century 1 OSNT: Open Source Network Tester Gianni Antichi, Muhammad Shahbaz, Yilong Geng, Noa Zilberman Adam Covington, Marc Bruyere, Nick McKeown, Nick Feamster, Bob Felderman, Michaela Blott, Andrew W. Moore,

More information

Design of Scalable Network Considering Diameter and Cable Delay

Design of Scalable Network Considering Diameter and Cable Delay Tohoku Design of Scalable etwork Considering Diameter and Cable Delay Kentaro Sano Tohoku University, JAPA Agenda Introduction Assumption Preliminary evaluation & candidate networks Cable length and delay

More information

Towards Fully Synchronized (and Programmable) Datacenter Networks

Towards Fully Synchronized (and Programmable) Datacenter Networks Towards Fully Synchronized (and Programmable) Datacenter Networks Vishal Shrivastav, Cornell University 28 Jul 2016 University of Cambridge Outline DTP: Datacenter Time Protocol [SIGCOMM 16] SHOAL: Synchronized

More information

MONSTER. Managing an Operator s Network with Software Defined Networking and Segment Routing. Ing. Luca Davoli

MONSTER. Managing an Operator s Network with Software Defined Networking and Segment Routing. Ing. Luca Davoli MONSTER Managing an Operator s Network with Software Defined Networking and Segment Routing Ing. Luca Davoli davoli@ce.unipr.it Tutor: Prof. Ing. Luca Veltri UNIVERSITÀ DEGLI STUDI DI PARMA Overview Segment

More information

Data Center Traffic and Measurements: SoNIC

Data Center Traffic and Measurements: SoNIC Center Traffic and Measurements: SoNIC Hakim Weatherspoon Assistant Professor, Dept of Computer Science CS 5413: High Performance Systems and ing November 12, 2014 Slides from USENIX symposium on ed Systems

More information

Next hop in rou-ng Summary of Future Internet WP1 work. Hannu Flinck

Next hop in rou-ng Summary of Future Internet WP1 work. Hannu Flinck Next hop in rou-ng Summary of Future Internet WP1 work Hannu Flinck Original focus on Rou-ng Scalability Mo$va$on: Internet Architecture Board stated (in RFC 4984): rou-ng scalability is the most important

More information

OpenFlow Software Switch & Intel DPDK. performance analysis

OpenFlow Software Switch & Intel DPDK. performance analysis OpenFlow Software Switch & Intel DPDK performance analysis Agenda Background Intel DPDK OpenFlow 1.3 implementation sketch Prototype design and setup Results Future work, optimization ideas OF 1.3 prototype

More information

Big Data, Big Compute, Big Interac3on Machines for Future Biology. Rick Stevens. Argonne Na3onal Laboratory The University of Chicago

Big Data, Big Compute, Big Interac3on Machines for Future Biology. Rick Stevens. Argonne Na3onal Laboratory The University of Chicago Assembly Annota3on Modeling Design Big Data, Big Compute, Big Interac3on Machines for Future Biology Rick Stevens stevens@anl.gov Argonne Na3onal Laboratory The University of Chicago There are no solved

More information

Use of Resource Sharing Techniques to Increase Parallel Test and Test Coverage in Wafer Test Michael Huebner

Use of Resource Sharing Techniques to Increase Parallel Test and Test Coverage in Wafer Test Michael Huebner Use of Resource Sharing Techniques to Increase Parallel Test and Test Coverage in Wafer Test Michael Huebner FormFactor, Inc Mo>va>on With increasing test >mes/dut and die per wafer, test >me/wafer and

More information

Leveraging User Session Data to Support Web Applica8on Tes8ng

Leveraging User Session Data to Support Web Applica8on Tes8ng Leveraging User Session Data to Support Web Applica8on Tes8ng Authors: Sebas8an Elbaum, Gregg Rotheermal, Srikanth Karre, and Marc Fisher II Presented By: Rajiv Jain Outline Introduc8on Related Work Tes8ng

More information

Be Fast, Cheap and in Control with SwitchKV. Xiaozhou Li

Be Fast, Cheap and in Control with SwitchKV. Xiaozhou Li Be Fast, Cheap and in Control with SwitchKV Xiaozhou Li Goal: fast and cost-efficient key-value store Store, retrieve, manage key-value objects Get(key)/Put(key,value)/Delete(key) Target: cluster-level

More information

Experience with the NetFPGA Program

Experience with the NetFPGA Program Experience with the NetFPGA Program John W. Lockwood Algo-Logic Systems Algo-Logic.com With input from the Stanford University NetFPGA Group & Xilinx XUP Program Sunday, February 21, 2010 FPGA-2010 Pre-Conference

More information

Open Network Laboratory

Open Network Laboratory Open Network Laboratory TA: CSE 473S (Fall 2010) Introduction to Computer Networks These slides are available on-line at: http://www.cse.wustl.edu/~jain/cse473-10/ 1 Outline 1. Open Network Laboratory

More information

Be Fast, Cheap and in Control with SwitchKV Xiaozhou Li

Be Fast, Cheap and in Control with SwitchKV Xiaozhou Li Be Fast, Cheap and in Control with SwitchKV Xiaozhou Li Raghav Sethi Michael Kaminsky David G. Andersen Michael J. Freedman Goal: fast and cost-effective key-value store Target: cluster-level storage for

More information

End-to-End Adaptive Packet Aggregation for High-Throughput I/O Bus Network Using Ethernet

End-to-End Adaptive Packet Aggregation for High-Throughput I/O Bus Network Using Ethernet Hot Interconnects 2014 End-to-End Adaptive Packet Aggregation for High-Throughput I/O Bus Network Using Ethernet Green Platform Research Laboratories, NEC, Japan J. Suzuki, Y. Hayashi, M. Kan, S. Miyakawa,

More information

Lecture 10.1 A real SDN implementation: the Google B4 case. Antonio Cianfrani DIET Department Networking Group netlab.uniroma1.it

Lecture 10.1 A real SDN implementation: the Google B4 case. Antonio Cianfrani DIET Department Networking Group netlab.uniroma1.it Lecture 10.1 A real SDN implementation: the Google B4 case Antonio Cianfrani DIET Department Networking Group netlab.uniroma1.it WAN WAN = Wide Area Network WAN features: Very expensive (specialized high-end

More information

ESnet s (100G) SDN Testbed

ESnet s (100G) SDN Testbed ESnet s (100G) SDN Testbed Inder Monga and ESnet SDN team Interna:onal SDN Testbed, March 2015 Outline Testbeds in ESnet Mo:va:on: Building a Scalable SDN WAN testbed Hardware and Deployment Status First

More information

Design, Verification and Emulation of an Island-Based Network Flow Processor

Design, Verification and Emulation of an Island-Based Network Flow Processor Design, Verification and Emulation of an Island-Based Network Flow Processor Ron Swartzentruber CDN Live April 5, 2016 1 2016 NETRONOME SYSTEMS, INC. Problem Statements 1) Design a large-scale 200Gbps

More information

Search Engines. Informa1on Retrieval in Prac1ce. Annota1ons by Michael L. Nelson

Search Engines. Informa1on Retrieval in Prac1ce. Annota1ons by Michael L. Nelson Search Engines Informa1on Retrieval in Prac1ce Annota1ons by Michael L. Nelson All slides Addison Wesley, 2008 Evalua1on Evalua1on is key to building effec$ve and efficient search engines measurement usually

More information

Axon: A Low-latency Device Implementing Source-routed Ethernet

Axon: A Low-latency Device Implementing Source-routed Ethernet Axon: A Low-latency Device Implementing Source-routed Ethernet Abstract This paper introduces the Axon, an Ethernet-compatible device for creating large-scale, local-area networks. Specifically, an Axon

More information

SPARTA: Scalable Per-Address RouTing Architecture

SPARTA: Scalable Per-Address RouTing Architecture SPARTA: Scalable Per-Address RouTing Architecture John Carter Data Center Networking IBM Research - Austin IBM Research Science & Technology IBM Research activities related to SDN / OpenFlow IBM Research

More information

OpenContrail as SDN controller for NFV infrastructure in AT&T network Alexey Gorbunov Network Architect CCIE 41088

OpenContrail as SDN controller for NFV infrastructure in AT&T network Alexey Gorbunov Network Architect CCIE 41088 OpenContrail as SDN controller for NFV infrastructure in AT&T network Alexey Gorbunov Network Architect CCIE 41088 What we re doing: AT&T Wireless Mobility Network We re a suppor+ng a large network infrastructure

More information

1/10/16. RPC and Clocks. Tom Anderson. Last Time. Synchroniza>on RPC. Lab 1 RPC

1/10/16. RPC and Clocks. Tom Anderson. Last Time. Synchroniza>on RPC. Lab 1 RPC RPC and Clocks Tom Anderson Go Synchroniza>on RPC Lab 1 RPC Last Time 1 Topics MapReduce Fault tolerance Discussion RPC At least once At most once Exactly once Lamport Clocks Mo>va>on MapReduce Fault Tolerance

More information

PacketShader: A GPU-Accelerated Software Router

PacketShader: A GPU-Accelerated Software Router PacketShader: A GPU-Accelerated Software Router Sangjin Han In collaboration with: Keon Jang, KyoungSoo Park, Sue Moon Advanced Networking Lab, CS, KAIST Networked and Distributed Computing Systems Lab,

More information

Knowledge-Defined Network Orchestration in a Hybrid Optical/Electrical Datacenter Network

Knowledge-Defined Network Orchestration in a Hybrid Optical/Electrical Datacenter Network Knowledge-Defined Network Orchestration in a Hybrid Optical/Electrical Datacenter Network Wei Lu (Postdoctoral Researcher) On behalf of Prof. Zuqing Zhu University of Science and Technology of China, Hefei,

More information

Energy Efficient Transparent Library Accelera4on with CAPI Heiner Giefers IBM Research Zurich

Energy Efficient Transparent Library Accelera4on with CAPI Heiner Giefers IBM Research Zurich Energy Efficient Transparent Library Accelera4on with CAPI Heiner Giefers IBM Research Zurich Revolu'onizing the Datacenter Datacenter Join the Conversa'on #OpenPOWERSummit Towards highly efficient data

More information

genzconsortium.org Gen-Z Technology: Enabling Memory Centric Architecture

genzconsortium.org Gen-Z Technology: Enabling Memory Centric Architecture Gen-Z Technology: Enabling Memory Centric Architecture Why Gen-Z? Gen-Z Consortium 2017 2 Why Gen-Z? Gen-Z Consortium 2017 3 Why Gen-Z? Businesses Need to Monetize Data Big Data AI Machine Learning Deep

More information

Modeling Video Traffic Source for RMCAT Evalua8ons

Modeling Video Traffic Source for RMCAT Evalua8ons Modeling Video Traffic Source for RMCAT Evalua8ons dra:-ie

More information

IP CREW. Cogni,ve Radio Experimenta,on World

IP CREW. Cogni,ve Radio Experimenta,on World IP CREW Cogni,ve Radio Experimenta,on World 1st open call - informa,on session Ingrid Moerman Brussels, September 14, 2011 The research leading to these results has received funding from the European Union's

More information

Fast packet processing in the cloud. Dániel Géhberger Ericsson Research

Fast packet processing in the cloud. Dániel Géhberger Ericsson Research Fast packet processing in the cloud Dániel Géhberger Ericsson Research Outline Motivation Service chains Hardware related topics, acceleration Virtualization basics Software performance and acceleration

More information

WHITE PAPER. Latency & Jitter WHITE PAPER OVERVIEW

WHITE PAPER. Latency & Jitter WHITE PAPER OVERVIEW Latency & Jitter In Networking Performance Evaluation OVERVIEW Latency and jitter are two key measurement parameters when evaluating and benchmarking the performance of a network, system or device. Different

More information

Summary of WP5 Integration and Validation Second Year. FP7 ICT Objective 1.1 The Network of the Future

Summary of WP5 Integration and Validation Second Year. FP7 ICT Objective 1.1 The Network of the Future Summary of WP5 Integration and Validation Second Year FP7 ICT Objective 1.1 The Network of the Future 1 Outline WP5 Outlook Testbed 1 Testbed 2 Testbed 3 Road map 2 WP5 Outlook Year 1 Year 2 Year 3 Testbeds

More information

hashfs Applying Hashing to Op2mize File Systems for Small File Reads

hashfs Applying Hashing to Op2mize File Systems for Small File Reads hashfs Applying Hashing to Op2mize File Systems for Small File Reads Paul Lensing, Dirk Meister, André Brinkmann Paderborn Center for Parallel Compu2ng University of Paderborn Mo2va2on and Problem Design

More information

Objective To examine the throughput of a TCP connection as the flow control window size is varied.

Objective To examine the throughput of a TCP connection as the flow control window size is varied. Lab 7 TCP Throughput Overview TCP uses a sliding window mechanism to provide flow control. The destination advertises how much space it has available in its buffers, and the source restricts its transmissions

More information

Near- Data Computa.on: It s Not (Just) About Performance

Near- Data Computa.on: It s Not (Just) About Performance Near- Data Computa.on: It s Not (Just) About Performance Steven Swanson Non- Vola0le Systems Laboratory Computer Science and Engineering University of California, San Diego 1 Solid State Memories NAND

More information

Network Testbeds at AmLight: Eight Months Later

Network Testbeds at AmLight: Eight Months Later Internet2 Global Summit 2015 April 27th Network Testbeds at AmLight: Eight Months Later Jeronimo Bezerra Florida Interna1onal University Describing AmLight Distributed Academic Exchange

More information

NetFPGA Hardware Architecture

NetFPGA Hardware Architecture NetFPGA Hardware Architecture Jeffrey Shafer Some slides adapted from Stanford NetFPGA tutorials NetFPGA http://netfpga.org 2 NetFPGA Components Virtex-II Pro 5 FPGA 53,136 logic cells 4,176 Kbit block

More information

Impact of Cache Coherence Protocols on the Processing of Network Traffic

Impact of Cache Coherence Protocols on the Processing of Network Traffic Impact of Cache Coherence Protocols on the Processing of Network Traffic Amit Kumar and Ram Huggahalli Communication Technology Lab Corporate Technology Group Intel Corporation 12/3/2007 Outline Background

More information

100% PACKET CAPTURE. Intelligent FPGA-based Host CPU Offload NIC s & Scalable Platforms. Up to 200Gbps

100% PACKET CAPTURE. Intelligent FPGA-based Host CPU Offload NIC s & Scalable Platforms. Up to 200Gbps 100% PACKET CAPTURE Intelligent FPGA-based Host CPU Offload NIC s & Scalable Platforms Up to 200Gbps Dual Port 100 GigE ANIC-200KFlex (QSFP28) The ANIC-200KFlex FPGA-based PCIe adapter/nic features dual

More information

Gigabit Ethernet Packet Capture. User s Guide

Gigabit Ethernet Packet Capture. User s Guide Gigabit Ethernet Packet Capture User s Guide Copyrights Copyright 2009 CACE Technologies, Inc. All rights reserved. This document may not, in whole or part, be: copied; photocopied; reproduced; translated;

More information

Automa'c Test Genera'on

Automa'c Test Genera'on Automa'c Test Genera'on First, about Purify Paper about Purify (and PurifyPlus) posted How do you monitor reads and writes: insert statements before and a?er reads, writes in code can s'll be done with

More information

Ultra-Low Latency, Bit-Parallel Message Exchange in Optical Packet Switched Interconnection Networks

Ultra-Low Latency, Bit-Parallel Message Exchange in Optical Packet Switched Interconnection Networks Ultra-Low Latency, Bit-Parallel Message Exchange in Optical Packet Switched Interconnection Networks O. Liboiron-Ladouceur 1, C. Gray 2, D. Keezer 2 and K. Bergman 1 1 Department of Electrical Engineering,

More information

OPTIMAL ROUTING VS. ROUTE REFLECTOR VNF - RECONCILE THE FIRE WITH WATER

OPTIMAL ROUTING VS. ROUTE REFLECTOR VNF - RECONCILE THE FIRE WITH WATER OPTIMAL ROUTING VS. ROUTE REFLECTOR VNF - RECONCILE THE FIRE WITH WATER Rafal Jan Szarecki #JNCIE136 Solu9on Architect, Juniper Networks. AGENDA Route Reflector VNF - goals Route Reflector challenges and

More information

Next Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao

Next Gen Virtual Switch. CloudNetEngine Founder & CTO Jun Xiao Next Gen Virtual Switch CloudNetEngine Founder & CTO Jun Xiao Agenda Thoughts on next generation virtual switch Technical deep dive on CloudNetEngine virtual switch Q & A 2 Major vswitches categorized

More information

PacketShader as a Future Internet Platform

PacketShader as a Future Internet Platform PacketShader as a Future Internet Platform AsiaFI Summer School 2011.8.11. Sue Moon in collaboration with: Joongi Kim, Seonggu Huh, Sangjin Han, Keon Jang, KyoungSoo Park Advanced Networking Lab, CS, KAIST

More information

Agilio CX 2x40GbE with OVS-TC

Agilio CX 2x40GbE with OVS-TC PERFORMANCE REPORT Agilio CX 2x4GbE with OVS-TC OVS-TC WITH AN AGILIO CX SMARTNIC CAN IMPROVE A SIMPLE L2 FORWARDING USE CASE AT LEAST 2X. WHEN SCALED TO REAL LIFE USE CASES WITH COMPLEX RULES TUNNELING

More information

MWC 2015 End to End NFV Architecture demo_

MWC 2015 End to End NFV Architecture demo_ MWC 2015 End to End NFV Architecture demo_ March 2015 demonstration @ Intel booth Executive summary The goal is to demonstrate how an advanced multi-vendor implementation of the ETSI ISG NFV architecture

More information

OCP Engineering Workshop - Telco

OCP Engineering Workshop - Telco OCP Engineering Workshop - Telco Low Latency Mobile Edge Computing Trevor Hiatt Product Management, IDT IDT Company Overview Founded 1980 Workforce Approximately 1,800 employees Headquarters San Jose,

More information

SoftRing: Taming the Reactive Model for Software Defined Networks

SoftRing: Taming the Reactive Model for Software Defined Networks SoftRing: Taming the Reactive Model for Software Defined Networks Chengchen Hu, Kaiyu Hou, Hao Li, Ruilong Wang Peng Zheng, Peng Zhang, Huanzhao Wang MOE KLINNS Lab Xi an Jiaotong University Match-Action

More information

Database Machine Administration v/s Database Administration: Similarities and Differences

Database Machine Administration v/s Database Administration: Similarities and Differences Database Machine Administration v/s Database Administration: Similarities and Differences IOUG Exadata Virtual Conference Vivek Puri Manager Database Administration & Engineered Systems The Sherwin-Williams

More information

ProAc&ve Rou&ng In Scalable Data Centers with PARIS

ProAc&ve Rou&ng In Scalable Data Centers with PARIS ProAc&ve Rou&ng In Scalable Data Centers with PARIS Theophilus Benson Duke University Joint work with Dushyant Arora + and Jennifer Rexford* + Arista Networks *Princeton University Data Center Networks

More information

PIRE ExoGENI ENVRI preparation for Big Data science

PIRE ExoGENI ENVRI preparation for Big Data science System and Network Engineering MSc Research project PIRE ExoGENI ENVRI preparation for Big Data science Stavros Konstantaras, Ioannis Grafis February 5, 2014 Background Big Data science Huge amount of

More information

Dual Port Fiber 100 Gigabit Ethernet PCI Express Content Director Bypass Server Adapter Intel FM10420 Based

Dual Port Fiber 100 Gigabit Ethernet PCI Express Content Director Bypass Server Adapter Intel FM10420 Based PE3100G2DBiR Dual Port Fiber 100 Gigabit Ethernet PCI Express Content Director Bypass Server Adapter Intel FM10420 Based Product Description Silicom s 100 Gigabit Ethernet PCI Express content aware director

More information

A 400Gbps Multi-Core Network Processor

A 400Gbps Multi-Core Network Processor A 400Gbps Multi-Core Network Processor James Markevitch, Srinivasa Malladi Cisco Systems August 22, 2017 Legal THE INFORMATION HEREIN IS PROVIDED ON AN AS IS BASIS, WITHOUT ANY WARRANTIES OR REPRESENTATIONS,

More information

Mobile-CORD Enable 5G. ONOS/CORD Collabora3on h5p://opencord.org/

Mobile-CORD Enable 5G. ONOS/CORD Collabora3on h5p://opencord.org/ Mobile-CORD Enable 5G ONOS/CORD Collabora3on h5p://opencord.org/ FlaKening Revenue M-CORD Drivers = Operator Challenges In the last 5 years 100,000% Increase in Wireless Data Traffic $50 Billion Spectrum

More information

The Power of Batching in the Click Modular Router

The Power of Batching in the Click Modular Router The Power of Batching in the Click Modular Router Joongi Kim, Seonggu Huh, Keon Jang, * KyoungSoo Park, Sue Moon Computer Science Dept., KAIST Microsoft Research Cambridge, UK * Electrical Engineering

More information

Ethernet Network Emulators GEM, XGEM

Ethernet Network Emulators GEM, XGEM Ethernet Network Emulators GEM, XGEM Delay and Impairment Emulation for Ethernet Traffic Ixia Anue Network Emulators enable users to test products and services against the delay, impairment, and bandwidth

More information

Switched LANs A Set of Local Area Networks Interconnected by Switches

Switched LANs A Set of Local Area Networks Interconnected by Switches Switched LANs A Set of Local Area Networks Interconnected by Switches Objective This lab is designed to demonstrate the implementation of switched local area networks. The simulation in this lab will help

More information

Con$nuous Integra$on Development Environment. Kovács Gábor

Con$nuous Integra$on Development Environment. Kovács Gábor Con$nuous Integra$on Development Environment Kovács Gábor kovacsg@tmit.bme.hu Before we start anything Select a language Set up conven$ons Select development tools Set up development environment Set up

More information

Outline. Spanner Mo/va/on. Tom Anderson

Outline. Spanner Mo/va/on. Tom Anderson Spanner Mo/va/on Tom Anderson Outline Last week: Chubby: coordina/on service BigTable: scalable storage of structured data GFS: large- scale storage for bulk data Today/Friday: Lessons from GFS/BigTable

More information

Switched LANs. A Set of Local Area Networks Interconnected by Switches

Switched LANs. A Set of Local Area Networks Interconnected by Switches Laboratory 3 Switched LANs A Set of Local Area Networks Interconnected by Switches Objective This lab is designed to demonstrate the implementation of switched local area networks. The simulation in this

More information

Highly Accurate, Record/ Playback of Digitized Signal Data Serves a Variety of Applications

Highly Accurate, Record/ Playback of Digitized Signal Data Serves a Variety of Applications New Wave Design and Verification Highly Accurate, Record/ Playback of Digitized Signal Data Serves a Variety of Applications Using FPGA-based filtering, precision timestamping and packetinspection, a powerful

More information

Testing Minimum Inter Frame Gap (IFG)

Testing Minimum Inter Frame Gap (IFG) Testing Minimum Inter Frame Gap (IFG) Rev 4 How to test the minimum IFG spacing. APPLICATION NOTE The Xena testers can verify traffic forwarding performance, protocol scalability and services delivering

More information

Data Centers. Tom Anderson

Data Centers. Tom Anderson Data Centers Tom Anderson Transport Clarification RPC messages can be arbitrary size Ex: ok to send a tree or a hash table Can require more than one packet sent/received We assume messages can be dropped,

More information

Automa'c, Efficient, and General Repair of So8ware Defects using Lightweight Program Analyses

Automa'c, Efficient, and General Repair of So8ware Defects using Lightweight Program Analyses Automa'c, Efficient, and General Repair of So8ware Defects using Lightweight Program Analyses Disserta'on Proposal Claire Le Goues September 22, 2010 So8ware Errors Are Expensive Everyday, almost 300 bugs

More information

OTN Technology, Standards and Applica7ons

OTN Technology, Standards and Applica7ons OTN Technology, Standards and Applica7ons Sco8 T. Wilkinson, PhD Sr. Director, Technical Marke3ng swilkinson@mrv.com 1 Agenda MRV Company introduc3on OTN Technology and Standards MRV OTN, packet and op3cal

More information

Measuring Network Convergence

Measuring Network Convergence Measuring Network Convergence Rev 1 How testing your network s re-convergence time with industry leading measurement precision simplifies measuring the operations of resiliency mechanisms. APPLICATION

More information

Learning with Purpose

Learning with Purpose Network Measurement for 100Gbps Links Using Multicore Processors Xiaoban Wu, Dr. Peilong Li, Dr. Yongyi Ran, Prof. Yan Luo Department of Electrical and Computer Engineering University of Massachusetts

More information

Cluster Communica/on Latency:

Cluster Communica/on Latency: Cluster Communica/on Latency: towards approaching its Minimum Hardware Limits, on Low-Power Pla=orms Manolis Katevenis FORTH, Heraklion, Crete, Greece (in collab. with Univ. of Crete) http://www.ics.forth.gr/carv/

More information

Building Gigabit Interfaces in Altera Transceiver Devices

Building Gigabit Interfaces in Altera Transceiver Devices Building Gigabit Interfaces in Altera Transceiver Devices Course Description In this course, you will learn how you can build high-speed, gigabit interfaces using the 28- nm embedded transceivers found

More information

DNSSEC Activities In North America: Comcast

DNSSEC Activities In North America: Comcast DNSSEC Activities In North America: Comcast ICANN 45 October 17, 2012 NATIONAL ENGINEERING & TECHNICAL OPERATIONS DNSSEC Deployment Status We began working on this in 2008 (see 4meline) We completed our

More information

Hybrid Memory Cube (HMC)

Hybrid Memory Cube (HMC) 23 Hybrid Memory Cube (HMC) J. Thomas Pawlowski, Fellow Chief Technologist, Architecture Development Group, Micron jpawlowski@micron.com 2011 Micron Technology, I nc. All rights reserved. Products are

More information

Troubleshoo>ng AmLight: Handling Network Events in a Produc>on SDN Environment

Troubleshoo>ng AmLight: Handling Network Events in a Produc>on SDN Environment Internet2 Technology Exchange Miami, Sep 26 th 2016 Troubleshoo>ng AmLight: Handling Network Events in a Produc>on SDN Environment Jeronimo Bezerra Florida Interna1onal University Marcos

More information

2008 International ANSYS Conference

2008 International ANSYS Conference 2008 International ANSYS Conference Maximizing Productivity With InfiniBand-Based Clusters Gilad Shainer Director of Technical Marketing Mellanox Technologies 2008 ANSYS, Inc. All rights reserved. 1 ANSYS,

More information

Recent Advances in Software Router Technologies

Recent Advances in Software Router Technologies Recent Advances in Software Router Technologies KRNET 2013 2013.6.24-25 COEX Sue Moon In collaboration with: Sangjin Han 1, Seungyeop Han 2, Seonggu Huh 3, Keon Jang 4, Joongi Kim, KyoungSoo Park 5 Advanced

More information

Accelerating OpenFlow SDN Switches with Per-Port Cache

Accelerating OpenFlow SDN Switches with Per-Port Cache Accelerating OpenFlow SDN Switches with Per-Port Cache Cheng-Yi Lin Youn-Long Lin Department of Computer Science National Tsing Hua University 1 Outline 1. Introduction 2. Related Work 3. Per-Port Cache

More information

DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture

DCS-ctrl: A Fast and Flexible Device-Control Mechanism for Device-Centric Server Architecture DCS-ctrl: A Fast and Flexible ice-control Mechanism for ice-centric Server Architecture Dongup Kwon 1, Jaehyung Ahn 2, Dongju Chae 2, Mohammadamin Ajdari 2, Jaewon Lee 1, Suheon Bae 1, Youngsok Kim 1,

More information

DE4 NetFPGA Reference Router User Guide

DE4 NetFPGA Reference Router User Guide DE4 NetFPGA Reference Router User Guide Revision History Date Comment Author O8/11/2011 Initial draft Harikrishnan 08/15/2012 Revision 1 DMA APIs included Harikrishnan 08/23/2012 Revision 2 Directory Structure

More information

Absolute Analysis Investigator Architecture Fibre Channel Solutions

Absolute Analysis Investigator Architecture Fibre Channel Solutions One Architecture. Many Products. Multiple Protocols. Absolute Analysis Investigator (AAI) features the most flexible, scalable and versatile instrument for protocol test and verification. The architecture

More information

How to live with IP forever

How to live with IP forever How to live with IP forever (or at least for quite some 5me) IPv6 to the rescue! Solves all problems with IPv4 Standardized during the 1990 s Final RFC in 1999 IPv4 vs IPv6 32- bit addresses IPSec op5onal

More information

Ar#ficial Intelligence

Ar#ficial Intelligence Ar#ficial Intelligence Advanced Searching Prof Alexiei Dingli Gene#c Algorithms Charles Darwin Genetic Algorithms are good at taking large, potentially huge search spaces and navigating them, looking for

More information

Netronome 25GbE SmartNICs with Open vswitch Hardware Offload Drive Unmatched Cloud and Data Center Infrastructure Performance

Netronome 25GbE SmartNICs with Open vswitch Hardware Offload Drive Unmatched Cloud and Data Center Infrastructure Performance WHITE PAPER Netronome 25GbE SmartNICs with Open vswitch Hardware Offload Drive Unmatched Cloud and NETRONOME AGILIO CX 25GBE SMARTNICS SIGNIFICANTLY OUTPERFORM MELLANOX CONNECTX-5 25GBE NICS UNDER HIGH-STRESS

More information

Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA

Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA Decision Forest: A Scalable Architecture for Flexible Flow Matching on FPGA Weirong Jiang, Viktor K. Prasanna University of Southern California Norio Yamagaki NEC Corporation September 1, 2010 Outline

More information

Welcome To The Inaugural CORD Summit

Welcome To The Inaugural CORD Summit Welcome To The Inaugural CORD Summit Exci9ng Developments ON.Lab & Linux Founda9on launch CORD as an open source project ONOS & CORD announce new partners: Google, Radisys, Samsung (Exis9ng partners: AT&T,

More information

FreeBSD support for Stanford NetFPGA. Wojciech A. Koszek

FreeBSD support for Stanford NetFPGA. Wojciech A. Koszek FreeBSD support for Stanford NetFPGA Wojciech A. Koszek wkoszek@freebsd.org 2009.09.17 Work was done as a part of the internship at: Helsinki Institute of Information Technology Ericsson

More information

ques4ons? Midterm Projects, etc. Path- Based Sta4c Analysis Sta4c analysis we know Example 11/20/12

ques4ons? Midterm Projects, etc. Path- Based Sta4c Analysis Sta4c analysis we know Example 11/20/12 Midterm Grades and solu4ons are (and have been) on Moodle The midterm was hard[er than I thought] grades will be scaled I gave everyone a 10 bonus point (already included in your total) max: 98 mean: 71

More information

SmartNIC Data Plane Acceleration & Reconfiguration. Nic Viljoen, Senior Software Engineer, Netronome

SmartNIC Data Plane Acceleration & Reconfiguration. Nic Viljoen, Senior Software Engineer, Netronome SmartNIC Data Plane Acceleration & Reconfiguration Nic Viljoen, Senior Software Engineer, Netronome Need for Accelerators Validated by Mega-Scale Operators Large R&D budgets, deep acceleration software

More information

A MAC protocol for Reliable Broadcast Communica7ons in Wireless Network- on- Chip

A MAC protocol for Reliable Broadcast Communica7ons in Wireless Network- on- Chip A MAC protocol for Reliable Broadcast Communica7ons in Wireless Network- on- Chip Sergi Abadal (abadal@ac.upc.edu) Albert Mestres, Josep Torrellas, Eduard Alarcón, and Albert Cabellos- Aparicio UPC and

More information

Scaling the NetFPGA switch using Aurora over SATA

Scaling the NetFPGA switch using Aurora over SATA Scaling the NetFPGA switch using Aurora over SATA Ajithkumar Thamarakuzhi, John A. Chandy Department of Electrical & Computer Engineering University of Connecticut, Storrs, CT USA {ajt06010, chandy}@engr.uconn.edu

More information

Query and Join Op/miza/on 11/5

Query and Join Op/miza/on 11/5 Query and Join Op/miza/on 11/5 Overview Recap of Merge Join Op/miza/on Logical Op/miza/on Histograms (How Es/mates Work. Big problem!) Physical Op/mizer (if we have /me) Recap on Merge Key (Simple) Idea

More information