Technical Note. Refresh Features for Micron e.mmc Automotive 5.0 Devices. Introduction. TN-FC-54: Refresh Features for e.mmc Automotive 5.

Size: px
Start display at page:

Download "Technical Note. Refresh Features for Micron e.mmc Automotive 5.0 Devices. Introduction. TN-FC-54: Refresh Features for e.mmc Automotive 5."

Transcription

1 Technical te TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Introduction Refresh Features for Micron e.mmc Automotive 5.0 Devices Introduction This technical note describes additional data refresh features available in Micron e.mmc automotive 5.0 devices built with Micron firmware. These features enable further management of the REFRESH operation and are based on the JEDEC applicationspecific command CMD56, available in JESD84-B50. In addition, possible algorithms of manual scan and refresh are reported. 1 Products and specifications discussed herein are subject to change by Micron without notice.

2 REFRESH Operation Table 1: Manual BKOPS Data retention is the length of time that the NAND storage media inside an e.mmc device retains data, with biased or unbiased conditions. Limited data retention makes memory device scanning and refresh essential. An inverse relationship exists between data retention and the PROGRAM/ERASE (P/E) cycles and temperature that affect a device over time. When either or both P/E cycles and temperature increase, data retention decreases, making a REFRESH operation necessary. A REFRESH operation is executed when a device scan shows that the number of flip bits are greater than the ECC threshold for the given NAND technology. ECC is able to correct the errors; the corrected data is then copied into a new destination block. A RE- FRESH operation writes data into a new memory location. The e.mmc device firmware manages REFRESH on virtual blocks, which are a software grouping of physical blocks across the NAND die to take advantage of parallel WRITE operations. Virtual block size varies by device size, and the firmware is able to build a queue of the virtual blocks to be refreshed. Manual refresh is recommended when the e.mmc device provides information as shown in the table below. Manual refresh is managed through CMD6. Function MANUAL BKOPS Information Stimulate refresh via manual BKOPS TN-FC-54: Refresh Features for e.mmc Automotive 5.0 REFRESH Operation EXCEPTION_EVENTS_STATUS[54], UR- GENT_BKOPS bit = 1 BKOPS_STATUS [246] = 3 Host is informed about the refresh condition; see JEDEC specification. 2

3 Additional e.mmc Automotive 5.0 Refresh Features The additional e.mmc automotive 5.0 refresh features fully control refresh management, even of data that is seldom read or not involved in the REFRESH operation described in the previous section. These features act on virtual blocks in an e.mmc device and require the adoption of the POWER OFF NOTIFICATION operation, as described in the JEDEC specification JESD84-B50. The additional e.mmc automotive 5.0 refresh features are based on the JEDEC application-specific command CMD56. Table 2: Additional e.mmc Automotive 5.0 Refresh Features TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features Refresh Feature User initiated refresh standard mode User initiated refresh blind mode Automatic initiated refresh Refreshes a range of logical block addresses (LBAs) when the number of bit failures reaches a set threshold. Refreshes the entire e.mmc device, even without meeting a bit failure threshold. Automatically refreshes a range of LBAs when a bit failure reaches a set threshold; requires preset algorithm. User Initiated Refresh Standard Mode User initiated refresh (UIR) standard mode refreshes virtual blocks belonging to an indicated range of LBAs if they show bit failures over a defined threshold. This feature is useful after the reflow of pre-programmed devices. The CMD56 command contains these UIR standard mode parameters: Table 3: CMD56 UIR Standard Mode Parameters Parameter LBA start LBA stop Refresh threshold Starts the REFRESH operation from this logical address Stops the REFRESH operation at this logical address The bit error threshold for the REFRESH operation Table 4: UIR Standard Mode Argument Bit Argument The e.mmc firmware reads the LBAs between start and stop, and if the number of bit errors is greater than or equal to the refresh threshold, the firmware refreshes the virtual blocks where the LBAs are placed. UIR standard mode is configured by CMD56 into the write mode similar to a SINGLE- BLOCK WRITE command with this argument: [0] 0 (Write Mode) [7:1] (Index = 0x52) [15:8] "Don t Care" (Argument #1) [16:23] "Don t Care" (Argument #2) 3

4 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features Table 4: UIR Standard Mode Argument (Continued) Bit Argument [31:24] All 0 (Reserved) After CMD56, the read scan information must be written to the device in form of one sector: Table 5: UIR Standard Mode Sector Byte [0 3] [4 7] Action Refresh Start Logical Address (Byte[3] is low byte) (LBA_start) Refresh End Logical Address (Byte[7] is low byte) (LBA_stop) [8] Refresh ECC threshold (Refresh threshold) The allowed values are 10, 20, 30 otherwise an error is reported (bit 19 is set in card status) Issue CMD13 (SEND_STATUS) to obtain the result of the function. After CMD56, the device goes busy for the time necessary for the refresh. This time is variable and depends on the status of the device. The refresh can be interrupted by high priority interrupt (HPI). A further UIR command on the same LBA range does not resume the previous interrupt operation. To ensure the entire selected LBA range is refreshed, the host must re-issue the CMD56 in the same range. The virtual blocks, for which HPI interrupts the refresh, is concluded as per standard REFRESH DEFRAG operation during next WRITE/READ operations. 4

5 Figure 1: User Initiated Refresh Standard Mode TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features Start CMD56: GEN_CMD [0] = 0 (Write), [7:1] = (Index) Send 1 sector data to the card 1 CMD13: SEND_STATUS Error? <ERROR > 2 Function passed End tes: 1. Byte[3:0]: Refresh Start Address Byte[7:4]: Refresh End Address Byte8: Refresh ECC Threshold. 2. LBA out of addressable range: Bit19 is set value for refresh threshold is not allowed: Bit19 is set. 5

6 User Initiated Refresh Blind Mode User initiated refresh (UIR) blind mode refreshes the entire e.mmc device, regardless of bit failures. By using this feature, the host takes advantage of idle time to clean the e.mmc device. The refresh of the entire memory is performed during the busy state of CMD56 and can be interrupted by HPI. If interrupted, the next blind refresh command resumes the procedure from the last checkpoint. Progress can be monitored by reading EXT_CSD: Counter = EXT_CSD [69-70] incremented at the end of an entire memory refresh. Byte [70] is HIGH and [69] is LOW. Refresh status, percentage = {EXT_CSD[81]<<8 EXT_CSD[80]} For example: Table 6: UIR Blind Mode Argument Bit Argument EXT_CSD[80] = 0x29 and EXT_CSD[81] = 0x09 Obtain the percentage by combining the registers (EXT_CSD[81]<<8 EXT_CSD[80]) = 0x0929 and converting from hexadecimal to decimal = It correspond to 23.54%. UIR blind mode is applied to all user partitions on the e.mmc device, including boot and RPMB blocks and buffer area. The system area is refreshed as consequence of the user area refresh. The firmware refreshes all the virtual blocks with valid data inside, skipping the invalid. During the refresh, garbage collection is also executed. The interrupted REFRESH operation is resumed during the next write/read access until the virtual block refresh completes (atomic operation of blind mode is based on one virtual block). If a next blind mode refresh is started before the completion of the atomic operation, the blind mode refresh resumes from the beginning of the interrupted virtual block. HPI during blind mode refresh shows the maximum latency as per EXT_CSD [198] OUT_OF_INTERRUPT_TIME. UIR blind mode is configured by CMD56 into the write mode similar to a SINGLE- BLOCK WRITE command with this argument: [0] 0 (Write Mode) [7:1] (Index = 0x52) [15:8] "Don t Care" (Argument #1) [16:23] "Don t Care" (Argument #2) [31:24] All 0 (Reserved) TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features The argument must be followed by one sector of all 0x00. Issue CMD13 (SEND_STATUS) to obtain the result of the function. 6

7 Figure 2: User Initiated Refresh Blind Mode TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features Start CMD56: GEN_CMD [0] = 0 (Write), [7:1] = (Index) Send 1 sector data to the card 1 CMD13: SEND_STATUS Error? <ERROR Management> Function passed End te: 1. Byte[11:5] = 0x00. 7

8 Automatic Initiated Refresh Table 7: AIR Parameters TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features Automatic initiated refresh (AIR) mode automatically scans and reads the entire user area, divided in sector ranges. Each virtual block (belonging to the range) where bit failures are present is booked for refresh. The presence of bit failures is notified by EXT_CSD [246] _BKOPS_STATUS = 0x3 and device status URGENT BKOPS = 1 until the refresh completes. The read scan of each range starts periodically based on the number of host READ commands. Contiguous ranges of virtual blocks are scanned sequentially. After the firmware has checked the entire area, it starts again from the beginning. The REFRESH operation is performed in the background during normal usage (busy) times. Enable AIR mode using the CMD56 command, which can also be used to set or change the parameters. Parameter X Y Number of READ commands after which the firmware starts the check for refresh. The value is stored in EXT_CSD [72-75] (72 is LOW). Quantity of LBAs to be checked each time. The value is stored in EXT_CSD [76-79] (76 is LOW). The enable/disable flag is stored in EXT_CSD[71]. AIR mode is configured by CMD56 into the write mode similar to a SINGLE-BLOCK WRITE command with this argument: Table 8: AIR Argument Bit Argument [0] 0 (Write Mode) [7:1] (Index = 0x54) [15:8] "Don t Care" (Argument #1) [16:23] "Don t Care" (Argument #2) [31:24] All 0 (Reserved) After CMD56, one sector (read scan information) must be written to the device: Table 9: AIR Sector Byte Action [0] Read scan enable (set 0x01) [1-4] Number of READ commands after which the firmware should start check for refresh ; (Byte[4] is LOW) [5-8] Number of LBA sectors (range size) to be checked each time (Byte[8] is LOW) Issue CMD13 (SEND_STATUS) to obtain the result of function. 8

9 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Additional e.mmc Automotive 5.0 Refresh Features Figure 3: Automatic Initiated Refresh Start CMD56: GEN_CMD [0] = 0 (Write), [7:1] = (Index) Send 1 sector data to the card 1 CMD13: SEND_STATUS (mandatory) Error? General error bit (Bit19) Function failed Function passed End te: 1. Byte0: Read Scan Enable Byte[4:1]: Number of read CMD after which the firmware starts check for refresh ; Byte4 is LOW Byte[8:5]: Range of LBAs to be checked each time; Byte8 is LOW. 9

10 Implementation Manual Scan and Refresh TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Implementation During production, e.mmc automotive devices that are pre-programmed and then soldered can be refreshed to restore eventual bit failures due to thermal stress using one of the User Initiated Refresh modes: UIR Standard Mode: Refreshes a range of LBAs when a bit failure reaches a set threshold. te: this mode takes a longer amount of time when a large range of LBAs and a low threshold are set. UIR Blind Mode: Refreshes the entire e.mmc device, even without meeting a bit failure threshold. During the application lifetime, it is safe to refresh data that is not often read using one of these options: UIR Blind Mode: Can be started periodically, and interrupted and resumed Automatic Initiated Refresh: Refreshes data if the number of bit failures is over the set threshold. In this case, the host must set the algorithm described in Automatic Initiated Refresh. t adopting the additional e.mmc refresh feature, the refresh can be directly managed by the host. This section describes different possible implementation of the manual scan and refresh algorithm to be tailored on the application-specific requirements. This algorithm includes common e.mmc operations: READ to the e.mmc user area (to scan blocks) Check of the card status and/or EXT_CSD (to verify that refresh is required) WRITE operations from the normal use (dummy on the user area) to trigger the refresh if needed The designed algorithm is executed periodically (cron script), considering as the refresh period the timeframe for the host to complete the user area scanning (for example, one year). The scanning is divided into several steps during this timeframe. Each step targets a range of LBAs and, consequently, affects all virtual blocks correlated to that LBA range. Consecutive steps target contiguous ranges of LBAs. The host has the burden to save and update addresses. The size of the scan range influences the evolution of the algorithm. The larger the LBA range, the larger the number of virtual blocks involved in the scan that eventually will require the refresh. Considering that the queue of blocks booked for refresh is limited, if refreshes are triggered, it is recommended to repeat the scan on the same range to assure that all eventual weak virtual blocks are refreshed. Table 10: Manual Scan and Refresh Variables Defined in the Host Software Variable Last_Addr Represents the last LBA checked by the host. Last_addr is initialized = 0 and varies up to SEC_COUNT (ECSD [215:212]). 10

11 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Implementation Table 10: Manual Scan and Refresh Variables Defined in the Host Software (Continued) Variable Refresh_Period Scan_range Timeframe for user area to complete scanning. This value must be based on customer requirements. The complete scan is divided into several scans during refresh_period. Range of LBA to be read in each scan step. This range must be submultiples of sec_count. Regular version of the algorithm works with a single range (Scan_range). In this example, the algorithm is executed periodically (cron script) and WRITE operations of the normal usage trigger the refresh until the BKOPS condition is cleared. A possible value of Scan_range is 128KB. 11

12 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Implementation Figure 4: Manual Scan and Refresh (Example 1) Read Last_Addr from file File exist? Create file Write to file Last_Addr = 0 CMD18 (addr = Last_Addr, chunk = Scan_range) READ_MULTIPLE_BLOCK CMD13 SEND_STATUS Device status EXCEPTION_EVENT (Bit6) set? CMD8 SEND_EXT_CSD Bkops status = 3? Write to File Last_Addr = Last_Addr + Scan_range Exit Last_Addr > SECT_COUNT? Write to File Last_Addr = 0 Exit 12

13 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Implementation An implementation of this algorithm is done with a bash script that is inside the emmcparm package. The script is in the directory "/usr/refresh" named "./read_scan_refre.sh" and accepts as input option the following: 1. Device file to be refreshed ex. /dev/mmcblk0 2. Refresh_Period in hours 3. Debug option "1" print read data to terminal Is also possible to run the script in background as daemon using setsid: sudo setsid./read_scan_refre.sh /dev/mmcblk1 1 >./log.log 2>&1 < /dev/null & In this case a log file named log.log is produced if no log file is needed change "./ log.log" with "/dev/null" In the example below, the scan proceeds with large ranges (2MB or larger). In case a refresh is triggered, the verification on the same range is split into smaller ranges (for example, 64KB). Dummy writes are used to perform the refresh until the URGENT BKOPS info is cleared. Table 11: Manual Scan and Refresh Variables Defined in the Host Software (Additional) Variable Last_Addr_Step Scan_big_range Scan_small_range Write_chunk, write_address Represents the last LBA checked by the host in case of verification of the last scanned area. Range of LBA to be read in each scan step. This range must be submultiples of sec_count. Range of LBA to be read in each small step in case of reverification of the last checked area. This range must be a submultiple of scan_big_range. Refresh is done by the e.mmc internal firmware in the background during a host WRITE operation. These variables are "Don't Care." 13

14 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Implementation Figure 5: Manual Scan and Refresh (Example 2) Start Refresh period elapsed Last_Addr = 0 CMD18 (Last_Addr, Last_Addr + Scan_big_range) CMD13 Check card status CMD25 (Write_address, Write_chunk) CMD13 Check card status Last_Addr_Step = Last_Addr CMD18 (Last_Addr_Step + Scan_small_range) Bit6 = 1 Bit6 = 1 Bit6 = 1 CMD8 Send_Ext_CSD CMD8 Send_Ext_CSD CMD8 Send_Ext_CSD Last_Addr > Sec_Count Bkops_ Status = 3 Bkops_ Status = 3 Bkops_ Status = 3 Last_Addr = Last_Addr + Scan_big_range Last_Addr_Step > Last_Addr + Scan_big_range CMD25 (Write_address, Write_chunk) Last_Addr_Step = Last_Addr_Step + Scan_small_range A simplified version of the algorithm works with a single range (scan_range). 14

15 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Implementation Figure 6: Manual Scan and Refresh (Example 3) Start Refresh period elapsed Last_Addr = 0 Last_Addr > Sec_Count CMD18 (Last_Addr, Last_Addr + Scan_big_range) CMD25 (Write_address, Write_chunk) CMD13 Check card status CMD13 Check card status Last_Addr = Last_Addr + Scan_big_range Bit6 = 1 Bit6 = 1 CMD8 Send_Ext_CSD CMD8 Send_Ext_CSD Bkops_ Status = 3 Bkops_ Status = 3 15

16 TN-FC-54: Refresh Features for e.mmc Automotive 5.0 Revision History Revision History Rev. C 03/18 Rev. B 03/17 Rev. A 08/16 Improved verbiage on the introduction, refresh operation and implementation paragraphs Added Scan_range row in table 11 Added figure 4 Updated value in Table 8, bit[7:1], from to Included Scan_range in the description of Table 10 Added paragraph to describe the implementation of Manual Scan and Refresh Implementation in emmcparm Initial release 8000 S. Federal Way, P.O. Box 6, Boise, ID , Tel: Sales inquiries: Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur. 16

Technical Note. Refresh Features for Micron e.mmc Automotive 5.1 Devices. Introduction. TN-FC-60: Refresh Features for e.mmc Automotive 5.

Technical Note. Refresh Features for Micron e.mmc Automotive 5.1 Devices. Introduction. TN-FC-60: Refresh Features for e.mmc Automotive 5. Technical Note TN-FC-60: Refresh Features for e.mmc Automotive 5.1 Introduction Refresh Features for Micron e.mmc Automotive 5.1 Devices Introduction This technical note introduces the concept of data

More information

Command Register Settings Description Notes

Command Register Settings Description Notes Technical Note e.mmc Automotive 5.0 Cache Features TN-FC-50: e.mmc Automotive 5.0 Cache Features Introduction Introduction This technical note introduces an optional cache feature defined in the e.mmc

More information

Enabled (both during preconditioning and measurement) 4KB for random writes, 2MB for sequential writes

Enabled (both during preconditioning and measurement) 4KB for random writes, 2MB for sequential writes Technical Note Introduction e.mmc Validation and Use Model Performance Introduction This technical note describes performance measurement of the Micron automotive e.mmc 5.0 device during validation and

More information

Micron part numbers e MMC registers Multilevel cell (MLC) to single-level cell (pslc) setting flow

Micron part numbers e MMC registers Multilevel cell (MLC) to single-level cell (pslc) setting flow Technical Note Introduction Migrating from e MMC Version 4.4 to 4.41 Devices Introduction This technical note describes the changes to the JEDEC e MMC specification from version 4.4 to version 4.41. It

More information

Maximum Monolithic Density Density Number of Stacks N25Q512Axxx. 512Mb 2 256Mb N25Q00AAxxx 1Gb 4 MT25Qxs01Gxxx. 1Gb 2 512Mb MT25Qxs02Gxxx 2Gb 4

Maximum Monolithic Density Density Number of Stacks N25Q512Axxx. 512Mb 2 256Mb N25Q00AAxxx 1Gb 4 MT25Qxs01Gxxx. 1Gb 2 512Mb MT25Qxs02Gxxx 2Gb 4 Technical te N25Q and MT25Q Serial Flash Stacked Devices Introduction Introduction This technical note describes the features of stacked devices for N25Q and MT25Q. These devices are memory with two or

More information

Technical Note. Booting from Embedded MMC (e.mmc) Introduction. TN-FC-06: Booting from Embedded MMC. Introduction

Technical Note. Booting from Embedded MMC (e.mmc) Introduction. TN-FC-06: Booting from Embedded MMC. Introduction Technical Note Booting from Embedded MMC (e.mmc) Introduction Introduction This technical note describes the features of booting a system (such as a wireless or embedded platform) from an embedded MultiMediaCard

More information

(Altera ) SoC FPGA Platforms

(Altera ) SoC FPGA Platforms Optimizing e.mmc Memory on Intel (Altera ) SoC FPGA Platforms Justin Hunter, Application Engineer Micron Technology Embedded Business Unit 1 Objective Managed NAND devices, like e.mmc, provide not only

More information

User Guide. Storage Executive Command Line Interface. Introduction. Storage Executive Command Line Interface User Guide Introduction

User Guide. Storage Executive Command Line Interface. Introduction. Storage Executive Command Line Interface User Guide Introduction User Guide Storage Executive Command Line Interface Introduction Introduction This guide describes how to use Micron's Storage Executive command line interface (CLI) to monitor, manage, and configure Micron

More information

Technical Note. SMART Command Feature Set for the M500DC. Introduction. TN-FD-26: M500DC SSD SMART Implimentation. Introduction

Technical Note. SMART Command Feature Set for the M500DC. Introduction. TN-FD-26: M500DC SSD SMART Implimentation. Introduction Technical Note SMART Command Feature Set for the M500DC Introduction Introduction This technical note provides the self-monitoring, analysis, and reporting technology (SMART) command (B0h) feature set

More information

Technical Note. Reset Configurations for MT25Q, MT25T, and N25Q Flash Memory Devices. Introduction

Technical Note. Reset Configurations for MT25Q, MT25T, and N25Q Flash Memory Devices. Introduction Technical Note Reset onfigurations for MT25Q, MT25T, and N25Q Flash Memory Devices Introduction This technical note provides a list of the reset configurations available for the MT25Q, MT25T, and N25Q

More information

Technical Note. SMART Command Feature Set for the M510DC. Introduction. TN-FD-33: M510DC SSD SMART Implementation. Introduction

Technical Note. SMART Command Feature Set for the M510DC. Introduction. TN-FD-33: M510DC SSD SMART Implementation. Introduction Technical Note SMART Command Feature Set for the M510DC Introduction Introduction This technical note provides the self-monitoring, analysis, and reporting technology (SMART) command (B0h) feature set

More information

Technical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction

Technical Note. SMART Command Feature Set for the eu500. Introduction. TN-FD-35: eu500 eusb SMART Commands. Introduction Technical Note SMART Command Feature Set for the eu500 Introduction Introduction This technical note provides the self-monitoring, analysis, and reporting technology (SMART) command (B0h) feature set for

More information

Technical Note. SMART Command Feature Set for the Introduction. TN-FD-34: 5100 SSD SMART Implementation. Introduction

Technical Note. SMART Command Feature Set for the Introduction. TN-FD-34: 5100 SSD SMART Implementation. Introduction Technical Note SMART Command Feature Set for the 5100 Introduction Introduction This technical note provides the self-monitoring, analysis, and reporting technology (SMART) command (B0h) feature set for

More information

Technical Note. Improving Random Read Performance Using Micron's SNAP READ Operation. Introduction. TN-2993: SNAP READ Operation.

Technical Note. Improving Random Read Performance Using Micron's SNAP READ Operation. Introduction. TN-2993: SNAP READ Operation. Introduction Technical Note Improving Random Read Performance Using Micron's SNAP READ Operation Introduction NAND flash devices are designed for applications that require nonvolatile, high-density, fast

More information

Technical Note. Client SATA SSD SMART Attribute Reference. Introduction. TN-FD-22: Client SATA SSD SMART Attribute Reference.

Technical Note. Client SATA SSD SMART Attribute Reference. Introduction. TN-FD-22: Client SATA SSD SMART Attribute Reference. Technical Note Client SATA SSD SMART Attribute Reference Introduction Introduction This technical note describes the self-monitoring, analysis, and reporting technology (SMART) feature set available for

More information

Technical Note. Enabling On-Die ECC NAND with JFFS2. Introduction. TN-29-75: Enabling On-Die ECC NAND with JFFS2. Introduction.

Technical Note. Enabling On-Die ECC NAND with JFFS2. Introduction. TN-29-75: Enabling On-Die ECC NAND with JFFS2. Introduction. Technical Note Enabling On-Die ECC NAND with JFFS2 Introduction Introduction Terminology The Micron NAND Flash memory with on-die ECC is specifically designed to work with application processors that have

More information

SMART Self-Test Reference for P400e SATA SSDs

SMART Self-Test Reference for P400e SATA SSDs Introduction SMART Self-Test Reference for P400e SATA SSDs Introduction This technical note describes the self-test modes, commands, values, and result checks for the self-monitoring, analysis, and reporting

More information

Technical Note. One-Time Programmable (OTP) Operations. Introduction. TN-29-68: 2Gb: x8, x16 NAND Flash Memory. Introduction

Technical Note. One-Time Programmable (OTP) Operations. Introduction. TN-29-68: 2Gb: x8, x16 NAND Flash Memory. Introduction Technical Note Introduction Introduction This technical note describes one-time programmable () operations in the following Micron NAND Flash devices: MT29F2G08ABAEAH4 MT29F2G08ABAEAWP MT29F2G08ABBEAH4

More information

Product Brief LPDDR2-PCM and Mobile LPDDR2 121-Ball MCP

Product Brief LPDDR2-PCM and Mobile LPDDR2 121-Ball MCP Features Product Brief LPDDR2-PCM and Mobile LPDDR2 121-Ball MCP MT66R7072A10AB5ZZW.ZCA, MT66R7072A10ACUXZW.ZCA MT66R5072A10ACUXZW.ZFA Features Micron LPDDR2-PCM and LPDDR2 components RoHS-compliant, green

More information

User Guide. Storage Executive. Introduction. Storage Executive User Guide. Introduction

User Guide. Storage Executive. Introduction. Storage Executive User Guide. Introduction Introduction User Guide Storage Executive Introduction This guide describes how to install and use Storage Executive to monitor and manage Micron solid state drives (SSDs). Storage Executive provides the

More information

Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory

Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory Technical Note TN-25-38: Power Supply Considerations for NOR Flash Devices Introduction Power-Up, Power-Down, and Brownout Considerations on MT25Q, MT25T, and MT35X NOR Flash Memory Introduction This technical

More information

Technical Note NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command

Technical Note NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command Technical Note NAND Flash Performance Increase with PROGRAM PAGE CACHE MODE Command TN-29-14: Increasing NAND Flash Performance Overview Overview NAND Flash devices are designed for applications requiring

More information

Monitoring Ready/Busy Using the READ STATUS (70h) Command

Monitoring Ready/Busy Using the READ STATUS (70h) Command Introduction Technical Note Monitoring Ready/Busy Status in 2Gb, 4Gb, and 8Gb Micron NAND Flash Devices For detailed NAND Flash device information, refer to www.micron.com/products/nand/. Introduction

More information

Parallel NOR and PSRAM 88-Ball MCP Combination Memory

Parallel NOR and PSRAM 88-Ball MCP Combination Memory Features Parallel NOR and PSRAM 88-Ball MCP Combination Memory MT38W2021A902ZQXZI.X69, MT38W2021A502ZQXZI.X69 Features Micron Parallel NOR Flash and PSRAM components RoHS-compliant, green package Space-saving

More information

Parallel NOR and PSRAM 56-Ball MCP Combination Memory

Parallel NOR and PSRAM 56-Ball MCP Combination Memory Parallel NOR and PSRAM 56-Ball MCP Combination Memory MT38L3031AA03JVZZI.X7A 56-Ball MCP: 128Mb Parallel NOR and 64Mb PSRAM Features Features Micron Parallel NOR Flash and PSRAM components RoHS-compliant,

More information

Technical Note. Adding ECC to a Data Bus with DDR4 x16 Components. Introduction. TN-40-41: Adding ECC With DDR4 x16 Components.

Technical Note. Adding ECC to a Data Bus with DDR4 x16 Components. Introduction. TN-40-41: Adding ECC With DDR4 x16 Components. Technical Note TN-40-41: Adding ECC With DDR4 Components Introduction Adding ECC to a Data Bus with DDR4 Components Introduction Systems with lower density memory requirements use DRAM components to save

More information

Technical Note. Migrating from Cypress's FL-S and FS-S to Micron's MT25Q. Introduction

Technical Note. Migrating from Cypress's FL-S and FS-S to Micron's MT25Q. Introduction Technical Note TN-25-37: Migrating from Cypress's FL-S and FS-S to Micron's Introduction Migrating from Cypress's FL-S and FS-S to Micron's Introduction This technical note describes the process for converting

More information

Technical Note. Enabling SD/uSD Card Lock/Unlock Feature in Linux. Introduction. TN-SD-01: Enabling SD/uSD Card Lock/Unlock in Linux.

Technical Note. Enabling SD/uSD Card Lock/Unlock Feature in Linux. Introduction. TN-SD-01: Enabling SD/uSD Card Lock/Unlock in Linux. Technical Note TN-SD-: Enabling SD/uSD Card Lock/Unlock in Linux Introduction Enabling SD/uSD Card Lock/Unlock Feature in Linux Introduction The lock/unlock feature of SD/uSD cards enables the host system,

More information

e-mmc Special Features via TL SEP 2017

e-mmc Special Features via TL SEP 2017 e-mmc Special Features via TL SEP 2017 When creating a job in Data I/O s TaskLink, the Special Features tab may list new options for e- MMC devices. This document explains relevant and recent options.

More information

Technical Note. Software Driver for M29EW NOR Flash Memory. Introduction. TN-13-12: Software Driver for M29EW NOR Flash Memory.

Technical Note. Software Driver for M29EW NOR Flash Memory. Introduction. TN-13-12: Software Driver for M29EW NOR Flash Memory. Technical Note TN-13-12: Software Driver for M29EW NOR Flash Memory Introduction Software Driver for M29EW NOR Flash Memory Introduction This technical note describes the C library source code for the

More information

Technical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions

Technical Note. Design Considerations when using NOR Flash on PCBs. Introduction and Definitions Technical Note Design Considerations when using NOR Flash on PCBs Introduction and Definitions TN-13-30: NOR Flash Memory: PCB Design Considerations Introduction and Definitions Table 1: Definitions Term

More information

MT51J256M32 16 Meg x 32 I/O x 16 banks, 32 Meg x 16 I/O x 16 banks. Options 1. Note:

MT51J256M32 16 Meg x 32 I/O x 16 banks, 32 Meg x 16 I/O x 16 banks. Options 1. Note: GDDR SGRM 8Gb: x6, x GDDR SGRM Features MTJ6M 6 Meg x I/O x 6 banks, Meg x 6 I/O x 6 banks Features = =.V ±% and.v ±% Data rate: 6.0 Gb/s, 7.0 Gb/s, 8.0 Gb/s 6 internal banks Four bank groups for t CCDL

More information

Technical Note Designing for High-Density DDR2 Memory

Technical Note Designing for High-Density DDR2 Memory Technical Note Designing for High-Density DDR2 Memory TN-47-16: Designing for High-Density DDR2 Memory Introduction Introduction DDR2 memory supports an extensive assortment of options for the system-level

More information

Technical Note. Migrating from Micron M25PE to Micron MT25Q 128Mb. Introduction. TN-25-36: Migrating from M25PE to MT25Q 128Mb.

Technical Note. Migrating from Micron M25PE to Micron MT25Q 128Mb. Introduction. TN-25-36: Migrating from M25PE to MT25Q 128Mb. Technical Note TN-25-36: Migrating from to MT25Q 128Mb Introduction Migrating from Micron to Micron MT25Q 128Mb Introduction The purpose of this technical note is to compare the features of Micron Flash

More information

Migrating from Spansion S25FL512S to Micron N25Q 512Mb Flash Device

Migrating from Spansion S25FL512S to Micron N25Q 512Mb Flash Device Technical Note TN-12-21: Migrating to Micron 512Mb Flash Device Introduction Migrating from Spansion 512S to Micron 512Mb Flash Device Introduction The purpose of this technical note is to compare features

More information

Technical Note. Maximize SPI Flash Memory Design Flexibility With a Single Package. Introduction

Technical Note. Maximize SPI Flash Memory Design Flexibility With a Single Package. Introduction Technical Note Maximize SPI Flash Memory Design Flexibility With a Single Package TN-25-08: Maximize SPI Flash Memory Design Flexibility Introduction Introduction This technical note discusses how a single

More information

Technical Note. Migrating from Micron M25P to Micron MT25Q 128Mb. Introduction. TN-25-34: Migrating from M25P to MT25Q 128Mb.

Technical Note. Migrating from Micron M25P to Micron MT25Q 128Mb. Introduction. TN-25-34: Migrating from M25P to MT25Q 128Mb. Technical Note TN-25-34: Migrating from to MT25Q 128Mb Introduction Migrating from Micron to Micron MT25Q 128Mb Introduction The purpose of this technical note is to compare the features of Micron Flash

More information

MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA, MT29F8G08MAA, MT29F16G08QAA,

MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA, MT29F8G08MAA, MT29F16G08QAA, Introduction Technical Note Improving NAND Flash Performance Using Two-Plane Command Enabled Micron Devices MT29F4G08AAA, MT29F8G08BAA, MT29F8G08DAA, MT29F16G08FAA, MT29F8G08MAA, MT29F16G08QAA, and MT29F32G08TAA

More information

AN2061 APPLICATION NOTE

AN2061 APPLICATION NOTE APPLICATION NOTE EEPROM Emulation with ST10F2xx Description External EEPROMs are often used in automotive applications to store adaptative/evolutive data. On the other hand, the Microcontroller used in

More information

SSD ENDURANCE. Application Note. Document #AN0032 Viking SSD Endurance Rev. A

SSD ENDURANCE. Application Note. Document #AN0032 Viking SSD Endurance Rev. A SSD ENDURANCE Application Note Document #AN0032 Viking Rev. A Table of Contents 1 INTRODUCTION 3 2 FACTORS AFFECTING ENDURANCE 3 3 SSD APPLICATION CLASS DEFINITIONS 5 4 ENTERPRISE SSD ENDURANCE WORKLOADS

More information

Overview. TN-29-08: Hamming Codes for NAND Flash Memory Devices Overview

Overview. TN-29-08: Hamming Codes for NAND Flash Memory Devices Overview TN-9-8: Hamming Codes for NAND Flash Memory Devices Overview Technical Note Hamming Codes for NAND Flash Memory Devices For the latest NAND Flash product data sheets, see www.micron.com/products/nand/partlist.aspx.

More information

EDW4032BABG 8 Meg x 32 I/O x 16 banks, 16 Meg x 16 I/O x 16 banks. Options 1. Note:

EDW4032BABG 8 Meg x 32 I/O x 16 banks, 16 Meg x 16 I/O x 16 banks. Options 1. Note: GR5 SGRM 4Gb: x16, x32 GR5 SGRM Features EW4032G 8 Meg x 32 I/O x 16 banks, 16 Meg x 16 I/O x 16 banks Features = = 1.6V/1.55V/1.5V ±3% and 1.35V ±3% ata rate: 6.0 Gb/s, 7.0 Gb/s, 8.0 Gb/s (MX) 16 internal

More information

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM. Draft 9/ 9/ MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT18VDDT6472A 512MB 1 MT18VDDT12872A 1GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x72, ECC, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site:

DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: DDR2 SDRAM UDIMM MT16HTF25664AZ 2GB MT16HTF51264AZ 4GB For component data sheets, refer to Micron s Web site: www.micron.com 2GB, 4GB (x64, DR): 240-Pin DDR2 SDRAM UDIMM Features Features 240-pin, unbuffered

More information

GLS85VM1016B / 1032B / 1064B Industrial Temp emmc NANDrive

GLS85VM1016B / 1032B / 1064B Industrial Temp emmc NANDrive Features Industry Standard Embedded MultiMediaCard (emmc) Host Interface - JEDEC/MMC Standard Version 4.4 JESD84-A44 compliant - Backward compatible with emmc 4.3 Performance - emmc clock speed: Up to

More information

Optimizes Embedded Flash-based Storage for Automotive Use

Optimizes Embedded Flash-based Storage for Automotive Use WHITE PAPER Optimizes Embedded Flash-based Storage for Automotive Use The In-Vehicle Infotainment (IVI) systems in new car designs today have a huge appetite for data storage capacity and this appetite

More information

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns.

1. The values of t RCD and t RP for -335 modules show 18ns to align with industry specifications; actual DDR SDRAM device specifications are 15ns. UDIMM MT4VDDT1664A 128MB MT4VDDT3264A 256MB For component data sheets, refer to Micron s Web site: www.micron.com 128MB, 256MB (x64, SR) 184-Pin UDIMM Features Features 184-pin, unbuffered dual in-line

More information

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB

DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB DDR SDRAM UDIMM MT16VDDT6464A 512MB MT16VDDT12864A 1GB MT16VDDT25664A 2GB For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB, 2GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features

More information

GLS85VM1004A / 1008A / 1016A / 1032A Industrial Temp emmc NANDrive

GLS85VM1004A / 1008A / 1016A / 1032A Industrial Temp emmc NANDrive Features Industry Standard Embedded MultiMediaCard (emmc) Host Interface - JEDEC/MMC Standard Version 4.4 JESD84-A44 compliant - Backward compatible with emmc 4.3 Performance - emmc clock speed: Up to

More information

1 Gb, 2 Gb, 4 Gb, 3 V, 4-bit ECC, SLC NAND Flash Memory for Embedded

1 Gb, 2 Gb, 4 Gb, 3 V, 4-bit ECC, SLC NAND Flash Memory for Embedded Gb, 2 Gb, 4 Gb, 3 V, 4-bit ECC, SLC NAND Flash Memory for Embedded Distinctive Characteristics Density Gb / 2 Gb / 4 Gb Architecture Input / Output Bus Width: 8 bits / 6 bits Page size: 8: Gb: (2048 +

More information

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC

Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC DDR SDRAM UDIMM MT16VDDF6464A 512MB 1 MT16VDDF12864A 1GB 1 For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,

More information

NAND Flash Performance Improvement Using Internal Data Move

NAND Flash Performance Improvement Using Internal Data Move TN-29-15: NAND Flash Internal Data Move Introduction Technical Note NAND Flash Performance Improvement Using Internal Data Move Introduction IDM Overview Micron offers a NAND Flash feature known as internal

More information

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin, unbuffered

More information

Technical Note. Migrating from S29GL-S Devices to MT28FW NOR Flash Devices. Introduction. TN-13-41: Migrating S29GL-S to MT28FW NOR Flash Devices

Technical Note. Migrating from S29GL-S Devices to MT28FW NOR Flash Devices. Introduction. TN-13-41: Migrating S29GL-S to MT28FW NOR Flash Devices Technical Note Migrating from S29GL-S Devices to MT28FW NOR Flash Devices TN-3-: Migrating S29GL-S to MT28FW NOR Flash Devices Introduction Introduction This technical note describes the process for converting

More information

3SE4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3SE4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3SE4 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION

More information

TwinDie 1.35V DDR3L SDRAM

TwinDie 1.35V DDR3L SDRAM TwinDie 1.35R3L SDRAM MT41K4G4 256 Meg x 4 x 8 Banks x 2 Ranks MT41K2G8 128 Meg x 8 x 8 Banks x 2 Ranks 16Gb: x4, x8 TwinDie DDR3L SDRAM Description Description The 16Gb (TwinDie ) DDR3L SDRAM (1.35V)

More information

Migrating from Spansion Am29F to Micron M29F NOR Flash Memories

Migrating from Spansion Am29F to Micron M29F NOR Flash Memories Technical Note Introduction Migrating from Spansion Am29F to Micron M29F Memories Introduction This technical note explains the process for migrating an application based on Spansion Am29F200B, Am29F400B,

More information

HCTL-IP RAID0x8 DDR Demo Instruction Rev1.0 8-Mar-18

HCTL-IP RAID0x8 DDR Demo Instruction Rev1.0 8-Mar-18 HCTL-IP RAID0x8 DDR Demo Instruction Rev1.0 8-Mar-18 This document describes the instruction to run 8-ch RAID0 with DDR by using SATA HCTL-IP. To run the demo, FPGA development board and AB09-FMCRAID board

More information

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM SODIMM MT8VDDT1664H 128MB 1. MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: SODIMM MT8VDDT1664H 128MB 1 128MB, 256MB, 512MB (x64, SR) 200-Pin SODIMM Features MT8VDDT3264H 256MB 2 MT8VDDT6464H 512MB For component data sheets, refer to Micron s Web site: www.micron.com Features

More information

How to Power On and Power Off the M29F Flash Memory Device

How to Power On and Power Off the M29F Flash Memory Device Technical Note TN-13-23: M29F Flash Memory Power Guidelines Introduction How to Power On and Power Off the M29F Flash Memory Device Introduction This technical note provides guidelines for providing power

More information

3MG2-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date:

3MG2-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date: 3MG2-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of Contents 1.8 SATA SSD 3MG2-P LIST OF FIGURES... 6 1. PRODUCT

More information

3MG2-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3MG2-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3MG2-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION OF INNODISK

More information

NAND32GW3F4A. 32-Gbit (4 x 8 Gbits), two Chip Enable, 4224-byte page, 3 V supply, multiplane architecture, SLC NAND flash memories.

NAND32GW3F4A. 32-Gbit (4 x 8 Gbits), two Chip Enable, 4224-byte page, 3 V supply, multiplane architecture, SLC NAND flash memories. 32-Gbit (4 x 8 Gbits), two Chip Enable, 4224-byte page, 3 V supply, multiplane architecture, SLC NAND flash memories Features High-density SLC NAND flash memory 32 Gbits of memory array 1 Gbit of spare

More information

Flash File Systems Overview

Flash File Systems Overview Table of contents 1.0 Overview 3 1.1 Flash architecture 3 1.1.1 Partitions 3 1.1.2 Blocks 3 1.2 Programming data 3 1.3 Data integrity 4 2.0 Flash file system functions 4 2.1 Wear leveling 4 2.2 Reclaim

More information

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB

DDR SDRAM SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB SODIMM MT16VDDF6464H 512MB MT16VDDF12864H 1GB 512MB, 1GB (x64, DR) 200-Pin DDR SODIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features 200-pin, small-outline dual

More information

Technical Note Using Micron Asynchronous PSRAM with the NXP LPC2292 and LPC2294 Microcontrollers

Technical Note Using Micron Asynchronous PSRAM with the NXP LPC2292 and LPC2294 Microcontrollers TN-45-29: Using Micron Async PSRAM with NXP LPC2292/2294 Introduction Technical Note Using Micron Asynchronous PSRAM with the NXP LPC2292 and LPC2294 Microcontrollers Introduction The NXP LPC2292 and LPC2294

More information

3ME4 Series. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver. Customer Approver

3ME4 Series. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver. Customer Approver 3ME4 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of Contents Slim SSD 3ME4 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...

More information

AN4491 Application note

AN4491 Application note Application note BlueNRG, BlueNRG-MS updater Introduction Note: This document describes the updater functionality of BlueNRG and BlueNRG-MS devices. The document content is valid for both BlueNRG and BlueNRG-MS

More information

1MG3-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

1MG3-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 1MG3-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents 2.5 PATA SSD 1MG3-P LIST OF FIGURES... 6 1. PRODUCT

More information

3MG2-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3MG2-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3MG2-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents 2.5 SATA SSD 3MG2-P LIST OF FIGURES... 6 1. PRODUCT

More information

Technical Note. J3F 32Mb, 64Mb, 256Mb Parallel NOR Flash Memory Software Device Drivers. Introduction. TN-12-50: J3F Software Device Drivers

Technical Note. J3F 32Mb, 64Mb, 256Mb Parallel NOR Flash Memory Software Device Drivers. Introduction. TN-12-50: J3F Software Device Drivers Technical Note J3F 32Mb, 64Mb, 256Mb Parallel NOR Flash Memory Software Device Drivers TN-12-50: J3F Software Device Drivers Introduction Introduction This technical note provides a description of the

More information

TN1234 Technical note

TN1234 Technical note Technical note TDM: SW Tamper Region override Introduction The aim of this technical note is to deepen a particular feature of the TDM, for example the software overriding of the tamper regions. TDM module

More information

TwinDie 1.35V DDR3L SDRAM

TwinDie 1.35V DDR3L SDRAM TwinDie 1.35R3L SDRAM MT41K2G4 128 Meg x 4 x 8 Banks x 2 Ranks MT41K1G8 64 Meg x 8 x 8 Banks x 2 Ranks 8Gb: x4, x8 TwinDie DDR3L SDRAM Description Description The 8Gb (TwinDie ) DDR3L SDRAM (1.35V) uses

More information

EPTDM Features SATA III 6Gb/s msata SSD

EPTDM Features SATA III 6Gb/s msata SSD EPTDM Features SATA III 6Gb/s msata SSD Transcend EPTDM series are msata Solid State Drives (SSDs) with high performance and quality Flash Memory assembled on a printed circuit board. These devices feature

More information

Technical Note. GDDR5X: The Next-Generation Graphics DRAM. Introduction. TN-ED-02: GDDR5X: The Next-Generation Graphics DRAM.

Technical Note. GDDR5X: The Next-Generation Graphics DRAM. Introduction. TN-ED-02: GDDR5X: The Next-Generation Graphics DRAM. Technical Note TN-ED-02: GDDR5X: The Next-Generation Graphics DRAM Introduction GDDR5X: The Next-Generation Graphics DRAM Introduction Since its market introduction in 2008, GDDR5 SGRAM has been the choice

More information

3ME3 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3ME3 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3ME3 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents msata 3ME3 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...

More information

EMC Unisphere for VMAX Database Storage Analyzer

EMC Unisphere for VMAX Database Storage Analyzer EMC Unisphere for VMAX Database Storage Analyzer Version 8.0.3 Online Help (PDF version) Copyright 2014-2015 EMC Corporation. All rights reserved. Published in USA. Published June, 2015 EMC believes the

More information

Spansion SLC NAND Flash Memory for Embedded

Spansion SLC NAND Flash Memory for Embedded Spansion SLC NAND Flash Memory for Embedded 1 Gb, 2 Gb, 4 Gb Densities: 1-bit ECC, x8 and x16 I/O, 1.8V V CC S34MS01G1, S34MS02G1, S34MS04G1 Data Sheet (Preliminary) Spansion SLC NAND Flash Memory for

More information

SD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

SD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: SD series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents Industrial Micro SD card LIST OF FIGURES... 5 1. PRODUCT

More information

Overprovisioning and the SanDisk X400 SSD

Overprovisioning and the SanDisk X400 SSD and the SanDisk X400 SSD Improving Performance and Endurance with Rev 1.2 October 2016 CSS Technical Marketing Western Digital Technologies, Inc. 951 SanDisk Dr. Milpitas, CA 95035 Phone (408) 801-1000

More information

3MV2-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date:

3MV2-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date: 3MV2-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION

More information

SATA III 6Gb/S 2.5 SSD Industrial Temp AQS-I25S I Series. Advantech. Industrial Temperature. Datasheet. Rev

SATA III 6Gb/S 2.5 SSD Industrial Temp AQS-I25S I Series. Advantech. Industrial Temperature. Datasheet. Rev Advantech erature Datasheet Rev. 3.0 2015-09-22 1 Features SATA III 6Gb/s SSD Advanced Global Wear-Leveling and Block management for reliability I Series Offers industrial level SSD that sustains and extends

More information

3ME2 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3ME2 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3ME2 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION

More information

UM2356 User manual. VL53L1X API user manual. Introduction

UM2356 User manual. VL53L1X API user manual. Introduction User manual VL53L1X API user manual Introduction The VL53L1X is a long distance ranging Time-of-Flight sensor. The purpose of this user manual is to describe the set of functions to call to get ranging

More information

3MG2-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3MG2-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3MG2-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of Contents 1.8 SATA SSD 3MG2-P LIST OF FIGURES... 6 1. PRODUCT

More information

Comparing Micron N25Q and Macronix MX25L Flash Devices

Comparing Micron N25Q and Macronix MX25L Flash Devices Technical Note TN-12-14: Comparing and Flash Devices Introduction Comparing Micron and Macronix Flash Devices Introduction The purpose of this technical note is to compare features of the Micron (32Mb

More information

* Performance and power specifications subject to change

* Performance and power specifications subject to change Features Industry Standard Embedded MultiMediaCard (emmc) Host Interface - JEDEC/MMC Standard Version 5.1 JESD84-B51 compliant - Backward compatible with previous MMC Performance - emmc clock speed: Up

More information

Technical Note. Micron N25Q to Micron MT25Q Migration. Introduction. TN-25-01: Micron N25Q to Micron MT25Q Migration. Introduction

Technical Note. Micron N25Q to Micron MT25Q Migration. Introduction. TN-25-01: Micron N25Q to Micron MT25Q Migration. Introduction Technical Note Micron to Micron Migration TN-25-01: Micron to Micron Migration Introduction Introduction This technical note provides information to help convert a system design from the Micron Flash memory

More information

SD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

SD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: SD series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents Industrial Micro SD card LIST OF FIGURES... 5 1. PRODUCT

More information

3MG2-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date:

3MG2-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date: 3MG2-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents msata 3MG2-P LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...

More information

Presented by: Nafiseh Mahmoudi Spring 2017

Presented by: Nafiseh Mahmoudi Spring 2017 Presented by: Nafiseh Mahmoudi Spring 2017 Authors: Publication: Type: ACM Transactions on Storage (TOS), 2016 Research Paper 2 High speed data processing demands high storage I/O performance. Flash memory

More information

Migrating from Macronix MX29GL-G/F and MX68GL-G Devices to MT28EW NOR Flash Devices

Migrating from Macronix MX29GL-G/F and MX68GL-G Devices to MT28EW NOR Flash Devices Technical Note TN-13-38: Migrating MX29GL-G/F and MX68GL-G to MT28EW Introduction Migrating from Macronix MX29GL-G/F and MX68GL-G Devices to MT28EW Introduction This technical note describes the process

More information

3SE4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3SE4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3SE4 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents msata 3SE4 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...

More information

3ME4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3ME4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3ME4 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents msata 3ME4 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...

More information

1 Gbit, 2 Gbit, 4 Gbit SLC NAND Flash for Embedded

1 Gbit, 2 Gbit, 4 Gbit SLC NAND Flash for Embedded Distinctive Characteristics Density 1 Gbit / 2 Gbit / 4 Gbit Architecture Input / Output Bus Width: 8-bits / 16-bits Page Size: x8 1 Gbit: (2048 + 64) bytes; 64-byte spare area 2 Gbit / 4 Gbit: (2048 +

More information

3ME4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

3ME4 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: 3ME4 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION

More information

FlashFlex MCU SST89C58RC

FlashFlex MCU SST89C58RC Introduction This document provides the instructions to help programming vendors qualify SST FlashFlex microcontrollers. Functional Blocks 051 CPU Core ALU, ACC, B-Register, Instruction Register, Program

More information

Advantech. AQS-I42N I Series. Semi-Industrial Temperature. Datasheet. SATA III 6Gb/s M.2 SSD Semi-Industrial Temp AQS-I42N I series

Advantech. AQS-I42N I Series. Semi-Industrial Temperature. Datasheet. SATA III 6Gb/s M.2 SSD Semi-Industrial Temp AQS-I42N I series Advantech AQS-I42N I Series erature Datasheet Rev. 2.0 2015-09-13 1 AQS-I42N I Series Features SATA III 6Gb/s M.2 SSD I Series Offers industrial level M.2 SSD that sustains and extends system lifecycle

More information

InnoREC 3MV2-P. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:

InnoREC 3MV2-P. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: InnoREC 3MV2-P Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents InnoREC SATA Slim 3MV2-P LIST OF FIGURES... 6 1. PRODUCT

More information

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction

Technical Note. ONFI 4.0 Design Guide. Introduction. TN-29-83: ONFI 4.0 Design Guide. Introduction Introduction Technical Note ONFI 4.0 Design Guide Introduction The ONFI 4.0 specification enables high data rates of 667 MT/s and 800 MT/s. These high data rates, along with lower input/output capacitance,

More information