GLAST Large Area Telescope:

Size: px
Start display at page:

Download "GLAST Large Area Telescope:"

Transcription

1 GLAST Large Area Telescope: Gamma-ray Large Area Space Telescope Flight Software J.J.Russell/A.P.Waite Stanford Linear Accelerator Center

2 Topics To Be Covered Functional Requirements Baseline Architecture Derived Functional Requirements Event Filtering Command Control and Configuration Housekeeping and Low Rate Science Resulting Software Architecture Code Development Software Releases Flight Team Experience Recommendations From January Review J.J.Russell/A.P.Waite LAT Flight Software 2

3 Functional Requirements Instrument Flight Software Interfaces S/C Commanding LAT Control System Startup Functions 1553 Solid State Recorder CPU Reset PPS Interrupt GBM Interrupt Watchdog Off CPU Timers EEProm / File DAQ I/O Authentication Real Time Commands Timed Command Scripts Event Driven Commands GPS Message Attitude Message GBM Message Transient Alert S/C Repointing Request File Upload File Download Save Audit Trail Thermal Mode Control Configuration Control Fault Handling Save Audit Trail Processor Boot Instrument Startup Housekeeping Low Rate Science Calibration Diagnostics Identify Transients Event Monitoring Event Filtering Note: This is instrument flight software, not spacecraft flight software All instrument flight software is updatable during operations J.J.Russell/A.P.Waite LAT Flight Software 3

4 Baseline Architecture DAQ Front End Electronics Event Processing Unit (1 of n) Command Control Configuration Spacecraft Interface Unit Command Control Configuration 1553 Service Spacecraft Discrete Signals 1553 Event Dispatch Calibration CNO Event Filter SIU <-> EPU SIU <-> EPU CFG/HSK/LRS Dispatch Calibration CNO Science Configuration Housekeeping LRS SSR Service SSR J.J.Russell/A.P.Waite LAT Flight Software 4

5 Derived Functional Requirements (SIU) Instrument Flight Software Interfaces S/C Commanding LAT Control System Startup Functions 1553 Authentication Thermal Processor Boot Housekeeping Solid State Recorder Real Time Commands Instrument Startup Low Rate Science CPU Reset Timed Command Scripts Mode Control/Synch PPS Interrupt Event Driven Commands Configuration Control Calibration (master) GBM Interrupt GPS Message Diagnostics (master) Attitude Message Fault Handling Watchdog Identify Transients Off CPU Timers GBM Message Save Audit Trail Event Post Processing EEProm / File Transient Alert S/C Repointing Request DAQ I/O File Upload EPU I/O File Download Save Audit Trail J.J.Russell/A.P.Waite LAT Flight Software 5

6 Derived Functional Requirements (EPU) Instrument Flight Software Interfaces S/C Commanding LAT Control System Startup Functions SIU I/O Mode Control/Synch Processor Boot Calibration (slave) Event Builder I/O Diagnostics (slave) CPU Reset Event Monitoring Off CPU Timers Event Filtering J.J.Russell/A.P.Waite LAT Flight Software 6

7 Event Filtering - Introduction Requirements On & Off-Board Science Sets photon capture efficiency Constraints Processing Rate Orbit max trigger rate is ~10kHz: ~100 sec per event system-wide Downlink Bandwidth Orbit average of ~300kbps: ~ 20 Hz background / 10Hz physics Send few events. Filter must reject ~99.8% of background events Send small events. Design dense event formats. Processing Throughput Is A Complex Function Of Event size (longer events result in more memory accesses) Event layout (memory accesses can be saved with good layout) CPU architecture (CPU speed, memory speed, execution units, ) Carrying two target processors complicates the picture Filtering code Algorithms Implementation J.J.Russell/A.P.Waite LAT Flight Software 7

8 Event Filtering Development Path Using Monte Carlo Events Generated In GLASTsim Event size includes noise at prescribed rates (see next slide) Event layout is near final DAQ format Algorithmic Development Designing and debugging on SUN/LINUX boxes Measuring performance on Motorola MV2303 and RAD750 Event Features Used In Current Round Of Analysis TKR layer hit bits (very fast access) ACD tile hit bits (disordered but access still fast) CAL energy sums (slowest access needs coarse calibration constants) Minimal track finding J.J.Russell/A.P.Waite LAT Flight Software 8

9 Event Filtering Event Size Event Sample Generated With 1 x 10-2 CAL noise occupancy x 1536 x 2 logs ends 1 x 10-4 TKR noise occupancy x 884k strips Subsystem Hits Noise Fixed Overhead Bits/hit Volume Bits Bytes CAL 26 logs 30 logs 32 bits / tower * 16 towers TKR 93 strips 88 strips 72 bits / tower * 16 towers ACD 5 tiles 1 tile TRG Typical Event Monte Carlo Measurement Bytes J.J.Russell/A.P.Waite LAT Flight Software 9

10 Event Filtering CPU Comparisons Feature Comparison Processor Board CPU Instructions Per Clock Speed (MHz) Memory Wait States Execution Units L1 Cache (kbyte) Cycle CPU Memory Integer Float Load/ Save Branch Prog Data Motorola MV NRL custom BAE RAD Performance Comparison Processor Board CPU Memory CPU Motorola MV NRL custom BAE RAD J.J.Russell/A.P.Waite LAT Flight Software 10

11 Event Filtering - Results Cut No CAL LO + Veto Tile ACD Splash Veto (pass 0) CAL < 350Mev + Veto Tile CAL < 10 Mev + Any Tile ACD Splash Veto (pass 1) TKR tower match with ACD top tile TKR tower match with ACD side tile No connection between CAL energy & TKR CAL Energy Layer 0/Total Energy <.01 Events Analyzed (%) Rejected (%) (100.0) 9923 (64.4) 5497 (35.6) 1566 (10.2) 3931 (25.5) 224 (1.5) 3707 (24.0) 464 (3.0) 3243 (21.0) 69 (0.4) 3174 (20.6) 424 (2.7) 2750 (17.8) 304 (2.0) 2446 (15.9) 1152 (7.8) 1294 (8.4) 156 (1.0) <Time> sec CAL Energy Layer 0/Total Energy > (7.4) 94 (0.6) Before track finding 1044 (6.8) (93.2) TKR/ACD matching 1044 (6.8) 262 (1.7) Projects into skirt region 782 (5.1) 83 (0.5) E < 350 Mev, Number of Tracks < (4.5) 461 (3.0) Final 238 (1.5) (98.5) J.J.Russell/A.P.Waite LAT Flight Software 11

12 Compared With Jan PDR Event Filtering - Summary Rejection Rate has gone from 82.6% 98.4% Time (MV2303) has gone from sec sec Still Need To Go From 98.4% 99.8% But have the numbers on our side >95% rejection in 14 sec/event (RAD750) leaves 1.4 msec/event To preserve 100% margin in one CPU, still have 700 sec/event» This is 50 times the event processing time used so far More Confident In Where We Stand Do not need to extrapolate estimates as far Know the target CPU performance much better 1 BAE 750 or 1.5 NRL 603e is sufficient to do filtering with 100% margin Can Now Return To Estimating Other CPU Demands Previously considered small compared to filtering J.J.Russell/A.P.Waite LAT Flight Software 12

13 Command Control and Configuration The SIU Receives Commands On A 1553 Bus In CCSDS Format Commands Belong To One Of Two Types Real time commands that execute immediately Block Commands, used for Executable code uploads Table/parameter uploads Command list uploads Time Ordered LAT Activity Driven By Command List Each command is time tagged to a precision of one second Command execution is scheduled with an accuracy of 10 msec Flight software will store up to 48 hours worth of such commands J.J.Russell/A.P.Waite LAT Flight Software 13

14 Command Control and Configuration SIU Implements LAT Control SIU Receives And Executes Commands From Real time commands Command lists On-board events SIU Controls LAT Configuration By SIU/LAT command protocol to Primary instrument power distribution DAQ electronics boards (GASU/TEM) Via GASU/TEM to CAL/TKR/ACD front end electronics By SIU/EPU communication path to EPUs Scatter/gather operations, synchronization points, etc. SIU Controls LAT Operational Mode Normal operations, engineering mode, safe mode, etc. J.J.Russell/A.P.Waite LAT Flight Software 14

15 Command Control and Configuration A Configuration Completely Describes The State Of The LAT Configurations are used To meet scientific objectives To protect LAT health To control redundancy paths and mitigate component failure Configurations are managed by the SIU The SIU exchanges configurations across two interfaces To and from the ground To and from the DAQ system A static configuration description is > 380kBytes 360 kbytes in TKR front end registers 17 kbytes in CAL front end registers 1 kbyte in ACD front end registers 2 kbytes in TEM/GASU Plan to use a more efficient representation J.J.Russell/A.P.Waite LAT Flight Software 15

16 Housekeeping and Low Rate Science Housekeeping A set of metrics monitoring the health of the LAT Monitored by the SIU Run independently of the event path ( always on ) The 1 Hz housekeeping scans collect Temperatures, voltages, currents, (via SIU/LAT I/O) EPU metrics idle time, memory usage, (via SIU/EPU I/O) Low Rate Science A set of counters which can be multiplexed to test points Controlled and monitored by the SIU Run independently of the event path ( always on ) All counters can be started and stopped synchronously Counters can target a variety of information examples ACD tile singles rates A single tower s three-in-a-row trigger rate J.J.Russell/A.P.Waite LAT Flight Software 16

17 Software Architecture (SIU) Control / Mode Command Queue Finite State Machine Tasks Event Post-processing Calibration Diagnostics Transient Analysis SIU Housekeeping Low Rate Science CNO Analysis LAT Housekeeping SAA Monitoring Services Event Dispatch Command Dispatch LAT Configuration SIU / EPU Scatter / Gather Watchdog Update CCSDS Timers Boot Interrupt (S/C discretes) Drivers SIU / EPU Communications SIU / LAT Communications Watchdog 1553 EEProm / File Solid State Recorder J.J.Russell/A.P.Waite LAT Flight Software 17

18 Software Architecture (EPU) Control / Mode Finite State Machine Tasks Event Filtering Calibration Diagnostics Event Monitoring EPU Housekeeping Services Event Dispatch Command Dispatch SIU / EPU Scatter / Gather Watchdog Update Timers Boot Drivers SIU / EPU Communications EPU / Event Builder Watchdog J.J.Russell/A.P.Waite LAT Flight Software 18

19 Software Code Size Estimates Have Performed A Detailed Lines-Of-Code Estimate Sent to IV & V and available as a handout TARGET Common Code EPU SIU Total Lines of Code 20,000 30,000 50, ,000 Estimate Is Not Complete But reasonable bounds would be K This Is Down From The K Estimate We Gave In Jan PDR That was based on inflating balloon flight code by a factor of 5 This is a bottoms up estimate J.J.Russell/A.P.Waite LAT Flight Software 19

20 Code Development (1) Coding Environment And Tools Decisions Made Target processor is PowerPC class Real time operating system is VxWorks Embedded system development environment is WRS/VxWorks Embedded system development host is Sun/Solaris Coding language is C Special purpose exceptions permitted, for example» C++ wrappers if needed» Perl, Tcl/Tk, etc or similar for scripting Host images built for Sun/Solaris and Linux (only) Decisions Pending Use SCL for flight command, control and configuration? no Reason: Difficult to support on NRL 603 board, memory limitations Action : Examine other solutions for command, control & configuration Use SCL for software test executive? no Reason: Wish to follow EGSE solution (in flux) Action : Wait for EGSE solution, understand FSW consequences J.J.Russell/A.P.Waite LAT Flight Software 20

21 Code Development (2) Code Management Functions Track source code (who edited what, when and why) Define and support a modular software architecture scheme Build object code (for multiple target systems) Define and support a software lifecycle Provide the mechanism to implement release control Provide the mechanism for software distribution Tools adopted/written CVS implements source code tracking and release identification CMT implements source modularization and object building CMX implements lifecycle definition and software distribution Status Built and used for the balloon flight (50k LOC across 5 sites) J.J.Russell/A.P.Waite LAT Flight Software 21

22 Code Development (3) Documentation Project level and FSW top level design/discussion documents Technology: Cyberdocs Status: Implemented Cyberdocs already managing project documents Code descriptive documentation (usage manuals) Technology: PDF documents, version controlled through CVS Basis of as built software documentation Status: A work in progress Code reference documentation (interface/internals definitions) Technology: Doxygen Status: Implemented Documentation auto-published to web by build process J.J.Russell/A.P.Waite LAT Flight Software 22

23 Code Development (4) Continuous Testing Objectives Verify code function, performance and hardware integration Methods White box testing Allowed to look inside code unit to test» Rarely used code paths, boundary conditions, subtle timing effects Black box testing Exercises the code unit interface only Otherwise similar to white box testing Formal Release Testing Objectives Verify compliance with project requirements and interface specifications Methods Develop and execute formal test plan Status Flight Software Test Plan available in draft form Requires the development of a supporting infrastructure J.J.Russell/A.P.Waite LAT Flight Software 23

24 Software Release For Engineering Model One Hardware 1 Partially populated tower 1 Tower Electronics Module 1 COTS CPU (VME) Ethernet Serial port SIU/LAT I/O card (or simulator) Event builder card (or simulator) Software Interfaces (other than VxWorks) SIU/LAT I/O driver Event builder driver Configure all registers CAL TKR TEM Acquire housekeeping data Acquire LRS data Acquire single tower event data Status: Development complete against preproduction electronics Deployed to field in I&T test stands J.J.Russell/A.P.Waite LAT Flight Software 24

25 Software Release For Engineering Model Two Hardware >1 Towers >1 Tower Electronics Modules >0 GASU (or simulation) Includes Event Builder 1 COTS SIU CPU (cpci) Ethernet Serial port SIU/spacecraft I/O card (SIB) SIU/LAT I/O card (LCB) >0 COTS EPU (cpci) Ethernet Serial port SIU/EPU I/O card (LCB) Software SIU EPU Interfaces SIU/LAT I/O driver (multiple Tx/Rx) SIU/EPU I/O driver Configure all registers Acquire HSK (multiple Tx/Rx) Acquire LRS (multiple Tx/Rx) Handle EPU forwarded events Begin command/control Begin mode/synch model Interfaces Event builder driver (multiple Rx) SIU/EPU I/O driver Configure event builder Acquire merged event data Monitor events / forward to SIU J.J.Russell/A.P.Waite LAT Flight Software 25

26 Software Release For Calibration Unit Hardware Many Towers Many TEMs Many hardware simulators >1 GASU Includes Event Builder 1 pre-flight SIU CPU (cpci) Ethernet Serial port SIU/LAT I/O card (SIB) SIU/EPU I/O card (LCB) S/C simulator >1 pre-flight EPU CPU (cpci) Ethernet Serial port SIU/EPU I/O card (LCB) Software SIU all previous plus Interfaces SIU/EPU I/O driver (multiple Tx/Rx) 1553 driver SSR driver Extend command/control Extend mode/synch model Run control Distributed calibration EPU all previous plus Event filtering Complete event monitoring J.J.Russell/A.P.Waite LAT Flight Software 26

27 Flight Team Experience More than 50 man years designing/coding/running embedded systems Balloon flight: successful proto-fsw development and demonstration Items in green are identical between the balloon and flight Processors Multi-processor Environment Real Time Operating System Trigger Rate Capacity (measured/required) Event Filtering Telemetry Uplink Telemetry Downlink Configuration Management Code Distribution Code Documentation (reference) Code Documentation (evolving manuals) Project Documentation Code Test Lines of code Balloon PPC Class Yes VxWorks 5k None (16 bits/sec) CCSDS protocol CMX/CMT/CVS CMX/CVS Doxygen (Ad hoc) CyberDocs (Ad hoc) 50k Flight PPC Class Yes VxWorks 10k ~500:1 CCSDS protocol CCSDS protocol CMX/CMT/CVS CMX/CVS Doxygen Framemaker/Office/CVS CyberDocs Structured K J.J.Russell/A.P.Waite LAT Flight Software 27

28 Progress Related To Jan Review Recommendations Manpower Have two open positions and three candidates New lines of code estimates reduce the size of the project Peer Review Instrument level review process added to management plan Discussions opened with potential external chair (T.Shalk) Documentation The following documents have been created/revised: Document LAT-SS LAT-MD LAT-TD Title LAT Flight Software Specification Level IV LAT Flight Software Management Plan LAT Flight Software Test Plan Status In signature cycle with subsystem leads prior to release. New version in draft. Draft available in Cyberdocs. J.J.Russell/A.P.Waite LAT Flight Software 28

29 Summary Software Functionality Identified New - Detailed package description with size estimates Software Development Methods Identified Many methods already available and tested on balloon flight New - Have extended these to all phases, including BSP dev. New - Have solidified release identification and tracking Software Releases Identified For Each Engineering Stage Progress On Issues Identified By FSW Group In Jan PDR Complete the event filter performance analysis Close to accomplishing this goal (with near production quality code) To do Photon efficiency (physics) Make the code available to the offline (purely mechanical) J.J.Russell/A.P.Waite LAT Flight Software 29

30 Summary (continued) Progress On Issues Identified By FSW Group In Jan PDR (cont) Investigate SCL as the vehicle for flight C 3 Have decided not to use SCL on board Investigate SCL as the vehicle for flight test executive Will follow EGSE lead Develop software manual level documentation guidelines Guidelines outlined in Software Management Plan Develop an automated software test strategy Software Test Plan drafted Gives us a roadmap to build an automated system Considerable Progress Has Been Made Including Boot non-absolute images; ELF stripping, compression 1553 Double ended (BC/RT) test bed in VME J.J.Russell/A.P.Waite LAT Flight Software 30

31 Additional Information

32 T&DF Overall Architecture Tower Electronics Module Interconnect Function Event Processing Unit Spacecraft Tower Front End Electronics TKR CAL Tower PWR Mgt HSK/LRS TKR ASICS CAL ASICS Trigger Primitives C O N T R O L 16 ~4 1 Event Builder Processor CPU I/O P C I B U S ACD Electronics Function Global Trigger Function Spacecraft Interface Unit ACD Front End Electronics ACD Tower PWR Mgt HSK/LRS ACD ASICS Trigger Primitives C O N T R O L C O N T R O L HSK/LRS TRG FIFO TRG Configuration Trigger Logic ~4 DAQ PWR Mgt CPU I/O LAT I/O Processor Spacecraft I/O P C I B U S 1553 SSR Discretes Key Trigger Primitives: Trigger Message: Event Data: All event fragments: Configuration/Housekeeping/Low Rate Physics Data: Command, Configuration and Control: J.J.Russell/A.P.Waite LAT Flight Software 32

LAT Flight Software. End-To-End Testing

LAT Flight Software. End-To-End Testing LAT Flight Software End-To-End Testing Number: LAT-TD-xxx.x Subsystem: Data Acquisition/Flight Software Supersedes: None Type: Technical Note Author: J.J. Russell Created: 23 September 2003 Updated: 23

More information

Electrical Ground Support Equipment Verification Test Support. EGSE Verification Test Support

Electrical Ground Support Equipment Verification Test Support. EGSE Verification Test Support Electrical Ground Support Equipment Verification Test Support Tom Leisgang Orbital Network Engineering tleisgang@orbitalnetwork.com T. Leisgang 1 EGSE Functions Provide common infrastructure Command and

More information

Gamma-ray Large Area Space Telescope (GLAST) Large Area Telescope (LAT) Integration and Test Subsystem Electrical Performance Tests

Gamma-ray Large Area Space Telescope (GLAST) Large Area Telescope (LAT) Integration and Test Subsystem Electrical Performance Tests GLAST LAT Document Title LAT I&T Electrical Performance Tests Document # Date Page 1 of 24 LAT-MD-01055-01 March 11, 2003 Author(s): L. Wai Subsystem/Office Integration and Test Subsystem Approval(s) E.

More information

Subsystem Development. T&DF Development. LAT Flight Software Testbed. LAT Integration & Test. Mission Systems Integration & Test EGSE TKR EM1 LOF

Subsystem Development. T&DF Development. LAT Flight Software Testbed. LAT Integration & Test. Mission Systems Integration & Test EGSE TKR EM1 LOF GLAST Technical Memorandum GTM023A From: Scott Williams To: G. Haller Date: 13 July 2001 Subject: Concept for Summary Description of the Electrical Ground Support Equipment () concept to support the development

More information

Electrical Ground Support Equipment Overview

Electrical Ground Support Equipment Overview Electrical Ground Support Equipment Overview Scott Williams Stanford University scott.williams@stanford.edu S. Williams 1 Mission Functions Provide common ground based operations infrastructure Support

More information

Data Flow & Leve1 1 Pipeline

Data Flow & Leve1 1 Pipeline Data Flow & Leve1 1 Pipeline High level specs in L3 & L4 documents: Level 4 - LAT-SS-00505-01 Level 3 - LAT-SS-00020-01 Pipeline Server Implementation Plan - LAT-TD-00773-01 (draft in review) Database

More information

Power Distribution Unit (PDU) Specification - Level V Specification

Power Distribution Unit (PDU) Specification - Level V Specification Document # Date effective LAT-SS-06988-02 10/05/2005 Author(s) Supersedes Patrick Young Rev 01 Subsystem/Office Electronics & DAQ Subsystem Document Title Power Distribution Unit (PDU) Specification -

More information

GLAST Large Area Telescope:

GLAST Large Area Telescope: Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: Electronics, Data Acquisition & Flight Software W.B.S 4.1.7 June Status 06-30-04 Gunther Haller haller@slac.stanford.edu (650) 926-4257

More information

Gamma-ray Large Area Space Telescope. Work Breakdown Structure

Gamma-ray Large Area Space Telescope. Work Breakdown Structure Gamma-ray Large Area Space Telescope Work Breakdown Structure 4.1.D Science Analysis Software The Science Analysis Software comprises several components: (1) Prompt processing of instrument data through

More information

I&T&C Organization Chart

I&T&C Organization Chart I&T&C Organization Chart I&T&C Manager Elliott Bloom WBS 4.1.9 I&T Engineer B. Grist WBS 4.1.9.1 Reliability & QA D. Marsh WBS 4.1.9.2 Mechanical Ground Support Equipment TBD Instrument Operations Coordinator

More information

Experiences From The Fermi Data Archive. Dr. Thomas Stephens Wyle IS/Fermi Science Support Center

Experiences From The Fermi Data Archive. Dr. Thomas Stephens Wyle IS/Fermi Science Support Center Experiences From The Fermi Data Archive Dr. Thomas Stephens Wyle IS/Fermi Science Support Center A Brief Outline Fermi Mission Architecture Science Support Center Data Systems Experiences GWODWS Oct 27,

More information

GLAST Large Area Telescope

GLAST Large Area Telescope GLAST Large Area Telescope Gamma-ray Large Area Space Telescope Instrument Science Operations Center Monthly Status Review January 007 Rob Cameron ISOC Management Operations Facility Construction completed

More information

GLAST Large Area Telescope Instrument Science Operations Center

GLAST Large Area Telescope Instrument Science Operations Center GLAST LAT ISOC Monthly Status Review - ISOC, August Gamma-ray Large Area Space Telescope GLAST Large Area Telescope Instrument Science Operations Center Monthly Status Review August Rob Cameron ISOC Manager

More information

I&T&C Organization Chart

I&T&C Organization Chart I&T&C Organization Chart I&T&C Manager Elliott Bloom WBS 4.1.9 I&T Engineer B. Grist WBS 4.1.9.1 Reliability & QA D. Marsh WBS 4.1.9.2 Instrument Operations Coordinator S. Williams Mechanical Ground Support

More information

NASA/GSFC s Flight Software Architecture: Core Flight Executive and Core Flight System

NASA/GSFC s Flight Software Architecture: Core Flight Executive and Core Flight System NASA/GSFC s Flight Software Architecture: Core Flight Executive and Core Flight System Alan Cudmore Software Engineering Division NASA/Goddard Space Flight Center Alan.P.Cudmore@nasa.gov 301-286-5809 cfe-

More information

Lunar Reconnaissance Orbiter (LRO)

Lunar Reconnaissance Orbiter (LRO) Lunar Reconnaissance Orbiter (LRO) CRaTER Technical Interchange Meeting C&DH Flight Software April 14, 2005 1 C&DH Software Overview Command and Data Handling (C&DH) includes the following functions: Decoding

More information

LAT-TD /22/2005. Power Distribution Unit Stray Voltage Test. Patrick Young Rev. 03 Brian Horwitz

LAT-TD /22/2005. Power Distribution Unit Stray Voltage Test. Patrick Young Rev. 03 Brian Horwitz Document # Date effective LAT-TD-04384-04 06/22/2005 Author(s) Supersedes Patrick Young Rev. 03 Brian Horwitz Subsystem/Office Electronics & DAQ Subsystem Document Title Power Distribution Unit Stray Voltage

More information

GLAST Large Area Telescope:

GLAST Large Area Telescope: Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: ISOC Subsystems WBS: 4.1.B David Lung Stanford Linear Accelerator Center ISOC Deputy Manager dlung@slac.stanford.edu Document: LAT-PR-XXXXX

More information

A hardware and software primer

A hardware and software primer The GLAST experiment at SLAC GASU Based Teststands GLAST Electronics group Document Version: 2.5 Document Issue: 1 Document Edition: English Document Status: Document ID: LAT-TD-03664 Document Date: September

More information

GLAST Large Area Telescope:

GLAST Large Area Telescope: DRAFT REV 3 Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: Instrument Operations Center Overview WBS: 4.1.B Scott Williams W.W. Hansen Experimental Physics Laboratory Subsystem Manager

More information

LAT-TD /28/2005. Power Distribution Unit Stray Voltage Test. Patrick Young Rev. 05 Brian Horwitz

LAT-TD /28/2005. Power Distribution Unit Stray Voltage Test. Patrick Young Rev. 05 Brian Horwitz Document # Date effective LAT-TD-04384-06 09/28/2005 Author(s) Supersedes Patrick Young Rev. 05 Brian Horwitz Subsystem/Office Electronics & DAQ Subsystem Document Title Power Distribution Unit Stray Voltage

More information

Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications

Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications Nitro240/260 CPU Board Scalable 680x0 VME board for I/O intensive applications Nitro260 features a 50 MHz MC68060 CISC processor with superscalar pipeline architecture for maximum integer and floating

More information

RPWI Software Design SWEDISH INSTITUTE OF SPACE PHYSICS. Reine Gill

RPWI Software Design SWEDISH INSTITUTE OF SPACE PHYSICS. Reine Gill RPWI Software Design SWEDISH INSTITUTE OF SPACE PHYSICS Reine Gill 2012-05-08 Software Environment (Design A, Design B) - Dataflows (Instruments, Spacecraft TM/TC) - Signals (Clocks, Interrupts, Pulse

More information

LAT-TD DRAFT 10/05/2005. PDU Performance Test Procedure. P. Young LAT-TD

LAT-TD DRAFT 10/05/2005. PDU Performance Test Procedure. P. Young LAT-TD Document # Date effective LAT-TD-01744-05 DRAFT 10/05/2005 Author(s) Supersedes P. Young LAT-TD-01744-04 Document Title PDU Performance Test Procedure Subsystem/Office Electronics & DAQ Subsystem revision.

More information

Essential TeleMetry (ETM) support ASIC

Essential TeleMetry (ETM) support ASIC March 31, 2010 Rationale & Goals ETM Project Rationale/Goals Motivation ETM ASIC Overall Functionality What is currently available? Essential Telemetry Encoding and Telecommand Decoding capability already

More information

GLAST Large Area Telescope: I & T Input to Monthly Technical/Cost/Schedule Review 06/30/05

GLAST Large Area Telescope: I & T Input to Monthly Technical/Cost/Schedule Review 06/30/05 Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: I & T Input to Monthly Technical/Cost/Schedule Review 06/30/05 Elliott Bloom SU-SLAC Subsystem Manager Ken Fouts SU-SLAC Subsystem Engineering

More information

GLAST Large Area Telescope Instrument Science Operations Center

GLAST Large Area Telescope Instrument Science Operations Center Gamma-ray Large Area Space Telescope GLAST Large Area Telescope Instrument Science Operations Center Monthly Status Review 8 February 2007 Rob Cameron ISOC operations facility ISOC Operations Facility

More information

LAT-TD /05/2005. PDU CCA Test Procedure. P. Young Rev. 01

LAT-TD /05/2005. PDU CCA Test Procedure. P. Young Rev. 01 Document # Date effective LAT-TD-02544-02 05/05/2005 Author(s) Supersedes P. Young Rev. 01 Document Title PDU CCA Test Procedure Subsystem/Office Electronics & DAQ Subsystem revision. CHANGE HISTORY LOG

More information

Design of a Gigabit Distributed Data Multiplexer and Recorder System

Design of a Gigabit Distributed Data Multiplexer and Recorder System Design of a Gigabit Distributed Data Multiplexer and Recorder System Abstract Albert Berdugo VP of Advanced Product Development Teletronics Technology Corporation Bristol, PA Historically, instrumentation

More information

LAT-TD DRAFT 06/24/2005. PDU Performance Test Procedure. P. Young LAT-TD

LAT-TD DRAFT 06/24/2005. PDU Performance Test Procedure. P. Young LAT-TD Document # Date effective LAT-TD-01744-03 DRAFT 06/24/2005 Author(s) Supersedes P. Young LAT-TD-01744-02 Document Title PDU Performance Test Procedure Subsystem/Office Electronics & DAQ Subsystem revision.

More information

GLAST Large Area Telescope Instrument Science Operations Center

GLAST Large Area Telescope Instrument Science Operations Center GLAST LAT ISOC Monthly Status Review - ISOC, 5 October 7 Gamma-ray Large Area Space Telescope GLAST Large Area Telescope Instrument Science Operations Center Monthly Status Review 5 October 7 Rob Cameron

More information

A Reference Architecture for Payload Reusable Software (RAPRS)

A Reference Architecture for Payload Reusable Software (RAPRS) SAND2011-7588 C A Reference Architecture for Payload Reusable Software (RAPRS) 2011 Workshop on Spacecraft Flight Software Richard D. Hunt Sandia National Laboratories P.O. Box 5800 M/S 0513 Albuquerque,

More information

S950 3U cpci Radiation Tolerant PowerPC SBC

S950 3U cpci Radiation Tolerant PowerPC SBC S950 3U cpci Radiation Tolerant PowerPC SBC Designed for LEO, Mars Terrestrial with an Option for GEO Environments Single-Slot Conduction-Cooled 3U CompactPCI (cpci) Single Board Computer (SBC) High Performance

More information

LAT Inter-module Communications Electronics group

LAT Inter-module Communications Electronics group The GLAST experiment at SLAC LAT Inter-module Communications Electronics group Document Version: 2.2 Document Issue: 2 Document Edition: English Document Status: Document ID: LAT-TD-00606 Document Date:

More information

Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003

Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003 Product Technical Brief S3C2440X Series Rev 2.0, Oct. 2003 S3C2440X is a derivative product of Samsung s S3C24XXX family of microprocessors for mobile communication market. The S3C2440X s main enhancement

More information

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System

2008 JINST 3 S Online System. Chapter System decomposition and architecture. 8.2 Data Acquisition System Chapter 8 Online System The task of the Online system is to ensure the transfer of data from the front-end electronics to permanent storage under known and controlled conditions. This includes not only

More information

Advanced On-board Control Procedure

Advanced On-board Control Procedure 1 Overview The Advanced On-Board Control Procedure (AOBCP) product is one of a set of technologies that allows to implement cost effective operation and control of a spacecraft. Together these technologies

More information

SCS750. Super Computer for Space. Overview of Specifications

SCS750. Super Computer for Space. Overview of Specifications SUPER COMPUTER FOR SPACE TM Super Computer for Space F FLIGHT MODULE Overview of Specifications One board upset every 100 years in a GEO or LEO Orbit Up to 1000X Better Performance Than Current Space Processor

More information

A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS

A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS A ONE CHIP HARDENED SOLUTION FOR HIGH SPEED SPACEWIRE SYSTEM IMPLEMENTATIONS Joseph R. Marshall, Richard W. Berger, Glenn P. Rakow Conference Contents Standards & Topology ASIC Program History ASIC Features

More information

Transient Data Store and Persistent Data

Transient Data Store and Persistent Data Transient Data Store and Persistent Data Current Status and Discussion of possible future plans Software Workshop, 13 Nov 2001, H. Kelly, 1 Introduction and food for thought As we go over the current status

More information

Ensuring Schedulability of Spacecraft Flight Software

Ensuring Schedulability of Spacecraft Flight Software Ensuring Schedulability of Spacecraft Flight Software Flight Software Workshop 7-9 November 2012 Marek Prochazka & Jorge Lopez Trescastro European Space Agency OUTLINE Introduction Current approach to

More information

GLAST Large Area Telescope

GLAST Large Area Telescope GLAST Large Area Telescope Gamma-ray Large Area Space Telescope Instrument Science Operations Center Monthly Status Review 30 November 2006 Rob Cameron ISOC Management David Decotigny from IN2P3 started

More information

CPCI-16AIO Channel 16-Bit Analog I/O CPCI Board With 8 Input Channels, 8 Output Channels, and Auto calibration

CPCI-16AIO Channel 16-Bit Analog I/O CPCI Board With 8 Input Channels, 8 Output Channels, and Auto calibration CPCI-16AIO-88 16-Channel 16-Bit Analog I/O CPCI Board With 8 Input Channels, 8 Output Channels, and Auto calibration Features Include: 8 Analog Output Channels with a 16-Bit D/A Converter per Channel 16-Bit

More information

hperry - 5/2/01 1 Real Time System Testing (MIT Lecture 31)

hperry - 5/2/01 1 Real Time System Testing (MIT Lecture 31) 1 Real Time System Testing (MIT 16.070 Lecture 31) MIT 16.070 Real Time System Testing The next three lectures will focus on: Lecture 30: (R 11.3) How to minimize failure in real time systems Methods used

More information

GLAST Large Area Telescope Instrument Science Operations Center

GLAST Large Area Telescope Instrument Science Operations Center Gamma-ray Large Area Space Telescope GLAST Large Area Telescope Instrument Science Operations Center Monthly Status Review 6 March 2007 Rob Cameron ISOC Management Recent Events Successful GRT6, Feb20-2

More information

The Nios II Family of Configurable Soft-core Processors

The Nios II Family of Configurable Soft-core Processors The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture

More information

Interfaces Module Exploration Systems Engineering, version 1.0

Interfaces Module Exploration Systems Engineering, version 1.0 nterfaces Module Exploration Systems Engineering, version 1.0 Exploration Systems Engineering: nterfaces Module Module Purpose: nterfaces Define interfaces, how they are described and why it is important

More information

Nanosatellite Communication Constellation Testbed for Autonomous Scheduling Algorithms to Enable Mission Performance Analysis and Demonstration

Nanosatellite Communication Constellation Testbed for Autonomous Scheduling Algorithms to Enable Mission Performance Analysis and Demonstration SSC17-S2-07 Nanosatellite Communication Constellation Testbed for Autonomous Scheduling Algorithms to Enable Mission Performance Analysis and Demonstration Alonzo E. Jenkins, Peter J. Yoo, and Cherry Y.

More information

Space Micro Satellite Computer Goals Space Computer Performance Goals: >1,000 MIPS throughput Less than 1 SEU in 1,000 days Less than 10 watts power R

Space Micro Satellite Computer Goals Space Computer Performance Goals: >1,000 MIPS throughput Less than 1 SEU in 1,000 days Less than 10 watts power R Low Power, High-Speed Radiation Tolerant Computer & Flight Experiment Space Micro, Inc. dcz@spacemicro.com D. Czajkowski, M. Pagey, P. Samudrala, M. Goksel, and M. Viehman Space Micro, Inc., 9765 Clairemont

More information

Design, Implementation, and Performance of CREAM Data Acquisition Software

Design, Implementation, and Performance of CREAM Data Acquisition Software Design, Implementation, and Performance of CREAM Data Acquisition Software S. Y. Zinn*(1), H. S. Ahn (1), M. G. Bagliesi (2), J. J. Beatty (3), J. T. Childers (4), S. Coutu (3), M. A. DuVernois (4), O.

More information

EPICS: Experimental Physics and Industrial Control System. Control Architecture Reading Group

EPICS: Experimental Physics and Industrial Control System. Control Architecture Reading Group EPICS: Experimental Physics and Industrial Control System Control Architecture Reading Group Overview What, Why and Who? The Subsystems Performance Conclusions What is EPICS and Why? Scaleable real-time

More information

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews

Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,

More information

Advanced NI-DAQmx Programming Techniques with LabVIEW

Advanced NI-DAQmx Programming Techniques with LabVIEW Advanced NI-DAQmx Programming Techniques with LabVIEW Agenda Understanding Your Hardware Data Acquisition Systems Data Acquisition Device Subsystems Advanced Programming with NI-DAQmx Understanding Your

More information

CPCI-16HSDI. 16-Bit, Six-Channel Sigma-Delta Analog Input Board. With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks.

CPCI-16HSDI. 16-Bit, Six-Channel Sigma-Delta Analog Input Board. With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks. 02/01/01 CPCI-16HSDI 16-Bit, Six-Channel Sigma-Delta Analog Input Board With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks Features Include: Sigma-Delta Conversion; No External Antialiasing

More information

PCI-16HSDI: 16-Bit, Six-Channel Sigma-Delta Analog Input PMC Board. With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks

PCI-16HSDI: 16-Bit, Six-Channel Sigma-Delta Analog Input PMC Board. With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks PMC-16HSDI 16-Bit, Six-Channel Sigma-Delta Analog Input PMC Board With 1.1 MSPS Sample Rate per Channel, and Two Independent Clocks Available also in PCI, cpci and PC104-Plus form factors as: PCI-16HSDI:

More information

Vertex Detector Electronics: ODE to ECS Interface

Vertex Detector Electronics: ODE to ECS Interface Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline

More information

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM

DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM DESIGN AND IMPLEMENTATION OF AN AVIONICS FULL DUPLEX ETHERNET (A664) DATA ACQUISITION SYSTEM Alberto Perez, Technical Manager, Test & Integration John Hildin, Director of Network s John Roach, Vice President

More information

Arduino Uno R3 INTRODUCTION

Arduino Uno R3 INTRODUCTION Arduino Uno R3 INTRODUCTION Arduino is used for building different types of electronic circuits easily using of both a physical programmable circuit board usually microcontroller and piece of code running

More information

Implementing Onboard Data Compression for the Van Allen Probes

Implementing Onboard Data Compression for the Van Allen Probes Implementing Onboard Data Van Allen Probes Compression for the Van Allen Probes Mark Reid Johns Hopkins University, Applied Physics Lab Mark.Reid@jhuapl.edu 1 Agenda Introduction Rationale for Adding Compression

More information

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved

Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview Use Cases Architecture Features Copyright Jaluna SA. All rights reserved C5 Micro-Kernel: Real-Time Services for Embedded and Linux Systems Copyright 2003- Jaluna SA. All rights reserved. JL/TR-03-31.0.1 1 Outline Background Jaluna-1 Presentation Jaluna-2 Presentation Overview

More information

Functional Specification

Functional Specification EUROPEAN ORGANIZATION FOR NUCLEAR RESEARCH ORGANISATION EUROPEENE POUR LA RECHERCHE NUCLEAIRE White Rabbit Switch Functional Specification Version: 0.c Date: September 6 of 2010. Author: J. Gabriel Ramírez

More information

TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00

TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00 ELE 758 Final Examination 2000: Answers and solutions Number of hits = 15 Miss rate = 25 % Miss rate = [5 (misses) / 20 (total memory references)]* 100% = 25% Show the final content of cache using the

More information

Enhancing the Detector for Advanced Neutron Capture Experiments

Enhancing the Detector for Advanced Neutron Capture Experiments Enhancing the Detector for Advanced Neutron Capture Experiments A. Couture Los Alamos National Laboratory CGS15 25-30 August 2014 Dresden, Germany Slide 1 Time of Flight with Spallation Neutrons Proton

More information

IRIG-106 PCM IMPLEMENTATION UTILIZING CONSULTATIVE COMMITTEE FOR SPACE DATA SYSTEMS (CCSDS)

IRIG-106 PCM IMPLEMENTATION UTILIZING CONSULTATIVE COMMITTEE FOR SPACE DATA SYSTEMS (CCSDS) IRIG-106 PCM IMPLEMENTATION UTILIZING CONSULTATIVE COMMITTEE FOR SPACE DATA SYSTEMS (CCSDS) by Casey Tubbs SCI Technology, Inc. 8600 South Memorial Pkwy Huntsville, Alabama 35802 (205) 882-4267 ABSTRACT

More information

Infineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an

Infineon C167CR microcontroller, 256 kb external. RAM and 256 kb external (Flash) EEPROM. - Small single-board computer (SBC) with an Microcontroller Basics MP2-1 week lecture topics 2 Microcontroller basics - Clock generation, PLL - Address space, addressing modes - Central Processing Unit (CPU) - General Purpose Input/Output (GPIO)

More information

The special radiation-hardened processors for new highly informative experiments in space

The special radiation-hardened processors for new highly informative experiments in space Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.

More information

DataFlow Public Interface (DFI) GLAST Electronics group

DataFlow Public Interface (DFI) GLAST Electronics group The GLAST experiment at SLAC DataFlow Public Interface (DFI) GLAST Electronics group Document Version: 0.5 Document Issue: 1 Document Edition: English Document Status: Document ID: LAT-TD-07689 Document

More information

I/O Systems (3): Clocks and Timers. CSE 2431: Introduction to Operating Systems

I/O Systems (3): Clocks and Timers. CSE 2431: Introduction to Operating Systems I/O Systems (3): Clocks and Timers CSE 2431: Introduction to Operating Systems 1 Outline Clock Hardware Clock Software Soft Timers 2 Two Types of Clocks Simple clock: tied to the 110- or 220-volt power

More information

GLAST Large Area Telescope: I & T

GLAST Large Area Telescope: I & T Gamma-ray Large Area Space Telescope GLAST Large Area Telescope: I & T Elliott Bloom SU-SLAC Subsystem Manager Brian Grist SU-SLAC Subsystem Engineer elliott@slac.stanford.edu, bgrist@slac.stanford.edu

More information

SINGLE BOARD COMPUTER FOR SPACE

SINGLE BOARD COMPUTER FOR SPACE SINGLE BOARD COMPUTER FOR SPACE Proven in Space Best Single Event Performance Seamless Error Correction Wide Range of Processing Power Highest Design Margin SCS750 FLIGHT MODULE Overview of Specifications

More information

Overview: Functional Description:

Overview: Functional Description: CPCI-ADADIO 12-Channel 16-Bit Analog I/O CPCI Card With 8 Simultaneous Input Channels at 200K Samples per Second per Channel, 4 Output Channels, and Byte-Wide Digital I/O Port Features Include: 8 Analog

More information

ACU6. Technical Reference Manual. Specifications Interfacing Dimensions. Document topics. ANSARI Controller Unit Type 6 technical reference manual

ACU6. Technical Reference Manual. Specifications Interfacing Dimensions. Document topics. ANSARI Controller Unit Type 6 technical reference manual ACU6 Technical Reference Manual ANSARI Controller Unit Type 6 technical reference manual Document topics Specifications Interfacing Dimensions Document Version: 1.03 13. January 2013 By ANSARI GmbH Friedrich-Ebert-Damm

More information

Planning Production Monitoring

Planning Production Monitoring RT LAT HK, Diag & Alert telem L0 File Ingest L0 files MOC GSSC Preliminary Science Timeline L0 Package Integ. Observ. Timeline, Contact Schedules, As-Flown Timeline, Flight Dynamics Products LAT Timeline

More information

USB 1608G Series USB Multifunction Devices

USB 1608G Series USB Multifunction Devices USB Multifunction Devices Features 16-bit high-speed USB devices Acquisition rates ranging from 250 ks/s to 500 ks/s differential (DIFF) or 16 singleended (SE) analog inputs (softwareselectable) Up to

More information

Series SD6 Limit with DeviceNet

Series SD6 Limit with DeviceNet Series SD6 Limit with DeviceNet DeviceNet Communications This appendix describes the DeviceNet protocol as it is implemented in the Series SD6 controller. It primarily describes the objects and attributes

More information

GLAST Large Area Telescope:

GLAST Large Area Telescope: GLAST Large Area Telescope: Gamma-ray Large Area Space Telescope Overview I&T Science Verification Analysis and Calibration (SVAC) Peer Review Eduardo do Couto e Silva SLAC I&T Science Verification Analysis

More information

Preliminary results in an ongoing study.

Preliminary results in an ongoing study. Comparison of Ground Cosmic Ray Photon Data in the LAT with GLEAM MC. Preliminary results in an ongoing study. CR Photon Working Group E. Bloom, A. Borgland, A. Bouvier, E. Charles, Y. Edmonds, S. Funk,

More information

USB 1608G Series USB Multifunction Devices

USB 1608G Series USB Multifunction Devices USB Multifunction Devices Features 16-bit high-speed USB devices Acquisition rates ranging from 250 ks/s to 500 ks/s differential (DIFF) or 16 singleended (SE) analog inputs (softwareselectable) Up to

More information

PC104P-16AO2-MF Two-Channel 16-Bit High-Speed Analog Output PMC Board With 400,000 Samples per Second per Channel, and Independent Clocking

PC104P-16AO2-MF Two-Channel 16-Bit High-Speed Analog Output PMC Board With 400,000 Samples per Second per Channel, and Independent Clocking PC104P-16AO2-MF Two-Channel 16-Bit High-Speed Analog Output PMC Board With 400,000 Samples per Second per Channel, and Independent Clocking Features: Two Precision Differential 2-Wire High-Speed Analog

More information

16-Channel 16-Bit PMC Analog I/O Board

16-Channel 16-Bit PMC Analog I/O Board 16-Channel 16-Bit PMC Analog I/O Board With 8 Input Channels, 8 Output Channels, and Autocalibration Eight 16-Bit Analog Output Channels with 16-Bit D/A Converter per Channel Eight 16-Bit Analog Input

More information

CPCI-12AI Channel, 12-Bit Analog Input CPCI Board With 1,500 KSPS Input Conversion Rate

CPCI-12AI Channel, 12-Bit Analog Input CPCI Board With 1,500 KSPS Input Conversion Rate CPCI-12AI64 64-Channel, 12-Bit Analog Input CPCI Board With 1,500 KSPS Input Conversion Rate Features Include: 64 Single-ended or 32 Differential 12-Bit Scanned Analog Input Channels Sample Rates to 1,500

More information

L2 Overview II, and Summary

L2 Overview II, and Summary L2 Overview II, and Summary James T. Linnemann Michigan State University Level 2 Review Feb 6, 1999 Michigan State University 2/4/99 32 L2 Maximum Event Sizes (FIFO size choice) Length = 16B(min) 4KB (max)

More information

Product Technical Brief S3C2412 Rev 2.2, Apr. 2006

Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Product Technical Brief S3C2412 Rev 2.2, Apr. 2006 Overview SAMSUNG's S3C2412 is a Derivative product of S3C2410A. S3C2412 is designed to provide hand-held devices and general applications with cost-effective,

More information

Diagnosis in the Time-Triggered Architecture

Diagnosis in the Time-Triggered Architecture TU Wien 1 Diagnosis in the Time-Triggered Architecture H. Kopetz June 2010 Embedded Systems 2 An Embedded System is a Cyber-Physical System (CPS) that consists of two subsystems: A physical subsystem the

More information

Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation

Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation Prof. Dr.-Ing. Stefan Kowalewski Chair Informatik 11, Embedded Software Laboratory RWTH Aachen University Summer Semester

More information

M68HC08 Microcontroller The MC68HC908GP32. General Description. MCU Block Diagram CPU08 1

M68HC08 Microcontroller The MC68HC908GP32. General Description. MCU Block Diagram CPU08 1 M68HC08 Microcontroller The MC68HC908GP32 Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design General Description The

More information

The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation

The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation The Geostationary Operational Satellite R Series (GOES-R) SpaceWire Implementation Session: SpaceWire Missions and Applications William H. Anderson NASA Goddard Space Flight Center/MEI Technologies E-mail:

More information

LAT PROJECT DOCUMENT CHANGE NOTICE (DCN) SHEET 1 OF 1

LAT PROJECT DOCUMENT CHANGE NOTICE (DCN) SHEET 1 OF 1 DCN No. LAT-XR-04681-01 LAT PROJECT DOCUMENT CHANGE NOTICE (DCN) SHEET 1 OF 1 ORIGINATOR: Dave Nelson PHONE: 650-926-4652 DATE: 10/29/04 CHANGE TITLE: DCN for TPS Validation Test Procedure ORG.: DOCUMENT

More information

The GLAST Event Reconstruction: What s in it for DC-1?

The GLAST Event Reconstruction: What s in it for DC-1? The GLAST Event Reconstruction: What s in it for DC-1? Digitization Algorithms Calorimeter Reconstruction Tracker Reconstruction ACD Reconstruction Plans GLAST Ground Software Workshop Tuesday, July 15,

More information

Streaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab

Streaming Readout, the JLab perspective. Graham Heyes Data Acquisition Support Group Jefferson Lab Streaming Readout, the JLab perspective Graham Heyes Data Acquisition Support Group Jefferson Lab Introduction After the 12 GeV accelerator upgrade all four halls took production data in Spring of this

More information

C900 PowerPC G4+ Rugged 3U CompactPCI SBC

C900 PowerPC G4+ Rugged 3U CompactPCI SBC C900 PowerPC G4+ Rugged 3U CompactPCI SBC Rugged 3U CompactPCI SBC PICMG 2.0, Rev. 3.0 Compliant G4+ PowerPC 7447A/7448 Processor @ 1.1 Ghz with AltiVec Technology Marvell MV64460 Discovery TM III System

More information

Introduction to Microcontroller Apps for Amateur Radio Projects Using the HamStack Platform.

Introduction to Microcontroller Apps for Amateur Radio Projects Using the HamStack Platform. Introduction to Microcontroller Apps for Amateur Radio Projects Using the HamStack Platform www.sierraradio.net www.hamstack.com Topics Introduction Hardware options Software development HamStack project

More information

s132_nrf52 release notes

s132_nrf52 release notes s132_nrf52 release notes Table of Contents Introduction to the s132_nrf52 release notes These release notes describe the changes in the s132_nrf52 from version to version. The release notes are intended

More information

Chapter 2 State Estimation and Visualization

Chapter 2 State Estimation and Visualization Chapter 2 State Estimation and Visualization One obvious application of GPS-synchronized measurements is the dynamic monitoring of the operating conditions of the system or the dynamic state estimation

More information

S&OC System Requirements Review: GSRD Traceability Matrix

S&OC System Requirements Review: GSRD Traceability Matrix STScI-JWST-CI-0099 Space Telescope Science Institute James Webb Space Telescope Mission S&OC System Requirements Review: GSRD Traceability Matrix 20 December 2004 Issue A REVISION HISTORY ISSUE DESCRIPTION

More information

Optimal Algorithm. Replace page that will not be used for longest period of time Used for measuring how well your algorithm performs

Optimal Algorithm. Replace page that will not be used for longest period of time Used for measuring how well your algorithm performs Optimal Algorithm Replace page that will not be used for longest period of time Used for measuring how well your algorithm performs page 1 Least Recently Used (LRU) Algorithm Reference string: 1, 2, 3,

More information

ETM-ASIC. Condensed Data Sheet

ETM-ASIC. Condensed Data Sheet DUTH/SRL-SPACE ASICS Document Designation: ETM-Data Sheet condensed ETM-ASIC Condensed Data Sheet Status : For Public Release Version : 1 Rev. : A Date : September 29, 2007 Part: Data Sheet - condensed

More information

A Flexible Data Recorder Architecture

A Flexible Data Recorder Architecture Abstract A system architecture for a low-cost digital data recorder is described. The recorder is based on an Intel PC hardware platform and the Windows 95 software environment. The hardware architecture

More information

How to Choose the Right Bus for Your Measurement System

How to Choose the Right Bus for Your Measurement System 1 How to Choose the Right Bus for Your Measurement System Overview When you have hundreds of different data acquisition (DAQ) devices to choose from on a wide variety of buses, it can be difficult to select

More information

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info.

Intelop. *As new IP blocks become available, please contact the factory for the latest updated info. A FPGA based development platform as part of an EDK is available to target intelop provided IPs or other standard IPs. The platform with Virtex-4 FX12 Evaluation Kit provides a complete hardware environment

More information