OpenCPI & GNU Radio Integration for Heterogeneous Processing

Size: px
Start display at page:

Download "OpenCPI & GNU Radio Integration for Heterogeneous Processing"

Transcription

1 OpenCPI & GNU Radio Integration for Heterogeneous Processing David Pocratsky 9/14/2017 Proprietary: The information contained herein is proprietary to The Boeing Company and shall not be reproduced or disclosed in whole or in part or used for any reason except when such user possesses direct, written authorization from The Boeing Company. The statements contained herein are based on good faith assumptions and provided for general information purposes only. These statements do not constitute an offer, promise, warranty or guarantee of performance. Actual results may vary depending on certain events or conditions. This document should not be used or relied upon for any purpose other than that intended by Boeing.

2 Agenda Introduction to OpenCPI Comparisons to Existing Frameworks Motivation for GRC Integration OpenCPI and GRC (Demo) Road Map for Future Development How to Get More Information

3 Introduction to OpenCPI Open Component Portability Infrastructure Component-based framework for developing portable processing applications targeting various processing technologies Processing technologies can include multiple field programmable gate arrays (FPGAs), general purpose processors (GPPs), graphical processing units (GPUs)*, and a variety of interconnection technologies Designed to be platform agnostic and easily adaptable to new platforms Integrates existing tools for FPGA development such as ISE, Vivado, Sim/ISim, ModelSim, Quartus II, etc. *in development/coming soon

4 Introduction to OpenCPI T DSP library GPP RF Chain CTRL OpenCPI Util library R D/A A/DCTRL OpenCPI OpenCPI FPGA Misc library Clock, Timing, Portable, reusable components are developed in native language for the final target platform (i.e. VHDL/C++) independent of intended application Applications are constructed from existing components Application deploys to target platform, with components executing on disparate parts of platform

5 OpenCPI Applications and Components Application A collection of interconnected component specs Component 1 Component 3 Component A specification of a function or operation implemented by Workers to run on specific platforms Component 2 Component 4 Component 5 Component 6 Worker A concrete implementation of a component

6 OpenCPI Containers and Assemblies Container A Container C Component 1 Container B Component 3 Component 2 Container D Component 4 Container E Component 5 Component 6 Container Execution environment that runs on some platform that executes workers

7 OpenCPI - s Container A Container C Component 1 Container B Component 3 Component 2 GPP/x86 GPU Container D Container E Component 4 GPP/ARM Component 5 Component 6 FPGA Physical device which houses one or more interconnected Containers and associated I/O

8 OpenCPI - s Container A Container C Component 1 Container B Component 3 Component 2 GPP/x86 GPU Container D Container E Component 4 GPP/ARM Component 5 Component 6 FPGA Assembly Collocated subset of an application built from one or more HDL workers

9 OpenCPI Interconnect/Bus/Network & I/O C&C I/O Container A Container C Interconnect/Bus/ Network & I/O Physical connections between s that is typically abstracted away from the developer Component 1 Component 3 Container B Component 2 GPP/x86 TCP/IP GPS I/O I/B/N GPU PCI Express Interconnect/Bus/Network Container D Container E AI I/B/N Component 4 GPP/ARM Component 5 Component 6 FPGA DAC I/O

10 OpenCPI OpenCPI System OpenCPI System C&C I/O Container A Container C System A collection of interconnected OpenCPI-enabled s that can be used to execute Applications Component 1 Component 3 Container B Component 2 GPP/x86 TCP/IP GPS I/O I/B/N GPU PCI Express Interconnect/Bus/Network Container D Container E AI I/B/N Component 4 GPP/ARM Component 5 Component 6 FPGA DAC I/O

11 Comparisons to Existing Frameworks GNU Radio RF NoC OpenCL REDHAWK OpenCPI FPGA Support Supported with vendor specific extensions Treats FPGA as black box Access FPGA I/O (ADC/DAC) Software Support GPU Support Planned for future release Agnostic Leverages Native Language Distributed Support for distributed processing across embedded targets planned for future release

12 Motivation for GRC Integration Provide a front end GUI for the OpenCPI Application Developer to quickly test, design, and run OpenCPI Applications or Assemblies Mostly work currently done by hand Leverage the existing work that was done in GRC that does not fall within OpenCPI's domain Introduce OpenCPI to the GNU Radio community in a way that is familiar and easy to use Enhance GRC to be able to run certain blocks on various hardware platforms such as FPGAs, GPPs, GPUs, etc

13 OpenCPI and GRC General Outline Install OpenCPI and build the assets for the desired platforms (Optional) Write and build your own OpenCPI workers specific to your application OpenCPI Documentation Run ocpigr to import the workers into GRC as GRC blocks Create flowgraph as you normally would with vanilla GRC Set the deployment to target the desired containers for each block Build/Run the application Covered in this presentation

14 OpenCPI and GRC ocpigr Tool Tool in the OpenCPI repo that will parse all OpenCPI workers/components found in the OCPI_LIBRARY_PATH and translate their ML into GRC block xml Creates an OpenCPI Container block for each platform that was encountered during parsing Takes advantage of the GRC Domain concept by making a domain for each encountered during parsing

15 OpenCPI and GRC ocpigr Tool The The ocpigr ocpigr tool tool imported imported the the OpenCPI OpenCPI Component Component Specs Specs under under the the OpenCPI OpenCPI Block Block Tree Tree

16 OpenCPI and GRC Creating a Flowgraph OpenCPI OpenCPI blocks blocks can can be be used to create a flow used to create a flow graph graph just just as as you you would would with GNURadio Blocks with GNURadio Blocks

17 OpenCPI and GRC Running a Flowgraph A A valid valid flowgraph flowgraph can can then then be be generated generated into into an an OpenCPI OpenCPI project project and and run run using using the the standard standard GRC GRC buttons buttons

18 OpenCPI and GRC Running a Flowgraph OpenCPI OpenCPI provides provides deployment deployment logic if a deployment logic if a deployment (association (association of of where where to to run run the the components components of of an an algorithm) algorithm) isn't isn't specified specified

19 OpenCPI and GRC Running a Flowgraph GRC GRC will will autodetect autodetect OpenCPI OpenCPI blocks blocks and and use use the appropriate generate the appropriate generate and and run run options options A A valid valid flowgraph flowgraph can can then be generated then be generated into into an OpenCPI project an OpenCPI project and and ran ran

20 OpenCPI and GRC Set Deployment Each Each GRC GRC block block has has a a Container Property which Container Property which dictates dictates on on which which container container in in the targeted system the block the targeted system the block should should execute execute

21 OpenCPI and GRC Set Deployment Different Different containers containers are are represented represented visually visually with with different different colors colors (via (via GRC GRC Domains) Domains)

22 OpenCPI and GRC Build Assembly When When Targeting Targeting Containers Containers that that require require Artifacts Artifacts that that need need to to be be built built (ex. (ex. HDL HDL bit bit file), file), the the build build button button becomes becomes active active and and will will orchestrate orchestrate the the project project generation generation and and building building for for you you

23 OpenCPI and GRC Set Deployment To To move move from from a a simulation simulation environment environment to to actual actual hardware, hardware, simply simply select select a a different different deployment deployment for for the the intended intended target target

24 OpenCPI and GRC Set Deployment Example Example worker worker that that was was built built for for multiple multiple platforms platforms

25 OpenCPI and GRC Example BFSK App Example Example of of a a BFSK BFSK OpenCPI OpenCPI application which is writing application which is writing to to a a named named pipe/fifo pipe/fifo on on the the local local filesystem filesystem

26 OpenCPI and GRC Example BFSK App This This allows allows GRC GRC to to read read from from the the named named pipe pipe real real time time to to either either do do further further processing processing or or verification verification of of current current the the processing processing chain chain

27 OpenCPI and GRC Example BFSK App This This flowgraph flowgraph implements implements the the R/demod portion of the app R/demod portion of the app to to verify verify the the T T is is operating operating correctly correctly

28 OpenCPI and GRC Example BFSK App If If everything everything looks looks good, good, switch switch deployments deployments to to a a different different target target to to build build and and run run on on actual actual hardware. hardware. Building Building is is only only necessary necessary ifif the the assembly assembly is is not not already already built. built.

29 Road Map for Future Development Have GRC and OpenCPI blocks talk directly or through a translation block Enable GRC to determine if the required artifacts are available and automatically build them if they are not Expose more features of OpenCPI to the GRC user Select specific worker Customize HDL Container Allow deployment across multiple systems on a network OpenCL/GPU support Support more platforms out of the box

30 How to Get More Information OpenCPI (branch 2017.Q2)

31

32 Backup

RFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015

RFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015 RFNoC : RF Network on Chip Martin Braun, Jonathon Pendlum GNU Radio Conference 2015 Outline Motivation Current situation Goal RFNoC Basic concepts Architecture overview Summary No Demo! See our booth,

More information

The Application of SystemC to the Design and Implementation of a High Data Rate Satellite Transceiver

The Application of SystemC to the Design and Implementation of a High Data Rate Satellite Transceiver The Application of SystemC to the Design and Implementation of a High Data Rate Satellite Transceiver The MITRE Corporation Approved for public release. Distribution unlimited. Case #07-0782 Contract No.

More information

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator Embedded Computing Conference 2017 Matthias Frei zhaw InES Patrick Müller Enclustra GmbH 5 September 2017 Agenda Enclustra introduction

More information

Verification and Validation of X-Sim: A Trace-Based Simulator

Verification and Validation of X-Sim: A Trace-Based Simulator http://www.cse.wustl.edu/~jain/cse567-06/ftp/xsim/index.html 1 of 11 Verification and Validation of X-Sim: A Trace-Based Simulator Saurabh Gayen, sg3@wustl.edu Abstract X-Sim is a trace-based simulator

More information

Simplifying FPGA Design for SDR with a Network on Chip Architecture

Simplifying FPGA Design for SDR with a Network on Chip Architecture Simplifying FPGA Design for SDR with a Network on Chip Architecture Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 RF NoC 3 Status and Conclusions USRP FPGA Capability Gen

More information

UX402 SAP SAPUI5 Development

UX402 SAP SAPUI5 Development UX402 SAP SAPUI5 Development. COURSE OUTLINE Course Version: 03 Course Duration: SAP Copyrights and Trademarks 2018 SAP SE or an SAP affiliate company. All rights reserved. No part of this publication

More information

SAP HANA SPS 08 - What s New? SAP HANA Interactive Education - SHINE (Delta from SPS 07 to SPS 08) SAP HANA Product Management May, 2014

SAP HANA SPS 08 - What s New? SAP HANA Interactive Education - SHINE (Delta from SPS 07 to SPS 08) SAP HANA Product Management May, 2014 SAP HANA SPS 08 - What s New? SAP HANA Interactive Education - SHINE (Delta from SPS 07 to SPS 08) SAP HANA Product Management May, 2014 Agenda SHINE - Overview SHINE What s new in SPS 08 SHINE - Roadmap

More information

Third Genera+on USRP Devices and the RF Network- On- Chip. Leif Johansson Market Development RF, Comm and SDR

Third Genera+on USRP Devices and the RF Network- On- Chip. Leif Johansson Market Development RF, Comm and SDR Third Genera+on USRP Devices and the RF Network- On- Chip Leif Johansson Market Development RF, Comm and SDR About Ettus Research Leader in soeware defined radio and signals intelligence Maker of USRP

More information

Applying Graphics Processor Acceleration in a Software Defined Radio Prototyping Environment

Applying Graphics Processor Acceleration in a Software Defined Radio Prototyping Environment Applying Graphics Processor Acceleration in a Software Defined Radio Prototyping Environment GNU Radio with Graphics Processor Acceleration as a Standalone Package Will Plishker, George F. Zaki, Shuvra

More information

How-to Guide for Exercise Access the Demo Appliance Landscape (Week 1, Unit 6, Part 1)

How-to Guide for Exercise Access the Demo Appliance Landscape (Week 1, Unit 6, Part 1) How-to Guide for Exercise Access the Demo Appliance Landscape (Week 1, Unit 6, Part 1) Table of Contents Important note:... 1 Introduction to CAL... 2 Introduction to AWS... 2 Exercise overview... 2 Creating

More information

Jenkins: A complete solution. From Continuous Integration to Continuous Delivery For HSBC

Jenkins: A complete solution. From Continuous Integration to Continuous Delivery For HSBC Jenkins: A complete solution From Integration to Delivery For HSBC Rajesh Kumar DevOps Architect @RajeshKumarIN www.rajeshkumar.xyz Agenda Why Jenkins? Introduction and some facts about Jenkins Supported

More information

Easy Multicore Programming using MAPS

Easy Multicore Programming using MAPS Easy Multicore Programming using MAPS Jeronimo Castrillon, Maximilian Odendahl Multicore Challenge Conference 2012 September 24 th, 2012 Institute for Communication Technologies and Embedded Systems Outline

More information

GNU Radio Technical Update

GNU Radio Technical Update GNU Radio Technical Update Johnathan Corgan GRCON17 GRCON17 GNU GNU Radio Radio Technical Technical Update Update September September 2017 2017 Topics Release 3.8 Features and capabilities Milestones and

More information

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator

SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator FPGA Kongress München 2017 Martin Heimlicher Enclustra GmbH Agenda 2 What is Visual System Integrator? Introduction Platform

More information

ViGo Architecture and Principles. Mobile Voice Biometrics as-a-service

ViGo Architecture and Principles. Mobile Voice Biometrics as-a-service ViGo Architecture and Principles Mobile Voice Biometrics as-a-service Part number: VV/VIGO/DOC/183/C Copyright 2015 VoiceVault Inc. All rights reserved. This document may not be copied, reproduced, transmitted

More information

High Performance Embedded Applications. Raja Pillai Applications Engineering Specialist

High Performance Embedded Applications. Raja Pillai Applications Engineering Specialist High Performance Embedded Applications Raja Pillai Applications Engineering Specialist Agenda What is High Performance Embedded? NI s History in HPE FlexRIO Overview System architecture Adapter modules

More information

RFNoC TM RF Network-on-Chip

RFNoC TM RF Network-on-Chip RFNoC TM RF Network-on-Chip Martin Braun, Jonathon Pendlum, and Matt Ettus {MARTIN.BRAUN, JONATHON.PENDLUM, MATT}@ETTUS.COM Ettus Research / National Instruments 4600 Patrick Henry Dr, Santa Clara, CA

More information

Cloud Technologies Public and Private Cloud Interconnection

Cloud Technologies Public and Private Cloud Interconnection Cloud Technologies Public and Private Cloud Interconnection Danut Agache - Technical Manager, CCIE #14573 Bogdan Nita - Data Center Architectures Consultant AGENDA About Us Cloud Technologies - Public

More information

Two-Factor Authentication over Mobile: Simplifying Security and Authentication

Two-Factor Authentication over Mobile: Simplifying Security and Authentication SAP Thought Leadership Paper SAP Digital Interconnect Two-Factor Authentication over Mobile: Simplifying Security and Authentication Controlling Fraud and Validating End Users Easily and Cost-Effectively

More information

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim

Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Practical Hardware Debugging: Quick Notes On How to Simulate Altera s Nios II Multiprocessor Systems Using Mentor Graphics ModelSim Ray Duran Staff Design Specialist FAE, Altera Corporation 408-544-7937

More information

CA611 Testing with ecatt

CA611 Testing with ecatt CA611 Testing with ecatt. COURSE OUTLINE Course Version: 19 Course Duration: SAP Copyrights and Trademarks 2018 SAP SE or an SAP affiliate company. All rights reserved. No part of this publication may

More information

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation UG817 (v 14.3) October 16, 2012 This tutorial document was last validated using the following software version: ISE Design

More information

BUILDING A GPU-FOCUSED CI SOLUTION

BUILDING A GPU-FOCUSED CI SOLUTION BUILDING A GPU-FOCUSED CI SOLUTION Mike Wendt @mike_wendt github.com/nvidia github.com/mike-wendt Need for CPU CI Challenges of GPU CI Methods to Implement GPU CI AGENDA Improving GPU CI Today Demo Lessons

More information

Agenda. Introduction FPGA DSP platforms Design challenges New programming models for FPGAs

Agenda. Introduction FPGA DSP platforms Design challenges New programming models for FPGAs New Directions in Programming FPGAs for DSP Dr. Jim Hwang Xilinx, Inc. Agenda Introduction FPGA DSP platforms Design challenges New programming models for FPGAs System Generator Getting your math into

More information

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation UG817 (v13.3) November 11, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation

More information

This document (including, without limitation, any product roadmap or statement of direction data) illustrates the planned testing, release and

This document (including, without limitation, any product roadmap or statement of direction data) illustrates the planned testing, release and Using TIBCO Apps Together: Greater than the Sum of Their Parts Todd Bailey, Product Management Brendan Peterson, Platform Evangelist TIBCO 2 DISCLAIMER During the course of this presentation, TIBCO or

More information

FPGA design with National Instuments

FPGA design with National Instuments FPGA design with National Instuments Rémi DA SILVA Systems Engineer - Embedded and Data Acquisition Systems - MED Region ni.com The NI Approach to Flexible Hardware Processor Real-time OS Application software

More information

The Software Communications Architecture (SCA) and FPGAs Meeting the challenges of integrating FPGA application components using the SCA

The Software Communications Architecture (SCA) and FPGAs Meeting the challenges of integrating FPGA application components using the SCA 1 The Software Communications Architecture (SCA) and FPGAs Meeting the challenges of integrating FPGA application components using the SCA May 26 th 2011 Andrew Foster, Spectra Product Manager Copyright

More information

SDD Proposal to COSMOS

SDD Proposal to COSMOS IBM Tivoli Software SDD Proposal to COSMOS Jason Losh (SAS), Oasis SDD TC Tooling Lead Mark Weitzel (IBM), COSMOS Architecture Team Lead Why: Customer Problems Customer Feedback More than half of outages

More information

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink

Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 10 January 2013, Technical University Eindhoven 2013 The MathWorks, Inc.

More information

HA100 SAP HANA Introduction

HA100 SAP HANA Introduction HA100 SAP HANA Introduction. COURSE OUTLINE Course Version: 15 Course Duration: SAP Copyrights and Trademarks 2018 SAP SE or an SAP affiliate company. All rights reserved. No part of this publication may

More information

Integrated Circuit ORB (ICO) White Paper V1.1

Integrated Circuit ORB (ICO) White Paper V1.1 Integrated Circuit (ICO) White Paper V1.1 F. Humcke and D. Paniscotti PrismTech Corporation SYNOPSIS This white paper presents a detailed overview of PrismTech s Integrated Circuit (ICO) and describes

More information

Vivado Design Suite User Guide

Vivado Design Suite User Guide Vivado Design Suite User Guide Design Flows Overview Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products. To

More information

Moving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation

Moving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation Moving MATLAB Algorithms into Complete Designs with Fixed-Point Simulation and Code Generation Houman Zarrinkoub, PhD. Product Manager Signal Processing Toolboxes The MathWorks Inc. 2007 The MathWorks,

More information

Vendor: Cisco. Exam Code: Exam Name: Developing with Cisco Network Programmability (NPDEV) Version: Demo

Vendor: Cisco. Exam Code: Exam Name: Developing with Cisco Network Programmability (NPDEV) Version: Demo Vendor: Cisco Exam Code: 600-502 Exam Name: Developing with Cisco Network Programmability (NPDEV) Version: Demo Question Set 1 QUESTION 1 A stock brokerage firm requires that all trades are executed quickly

More information

Complementary Demo Guide

Complementary Demo Guide Complementary Demo Guide SAP Business ByDesign SAP Business ByDesign Global October 23, 2017 1 Table of Content 1 About this Document... 3 1.1 Purpose... 3 1.2 Demo Business Context... 3 1.3 Prerequisites...

More information

Peer Software and Scality - A Distributed File System Approach to Scale-out Storage

Peer Software and Scality - A Distributed File System Approach to Scale-out Storage Peer Software and Scality - A Distributed File System Approach to Scale-out Storage Contents Introduction - What We All Want........................... 2 Why Cloud Gateways................................

More information

Analysis of Sorting as a Streaming Application

Analysis of Sorting as a Streaming Application 1 of 10 Analysis of Sorting as a Streaming Application Greg Galloway, ggalloway@wustl.edu (A class project report written under the guidance of Prof. Raj Jain) Download Abstract Expressing concurrency

More information

Device Operation Process Diagrams. SAP Mobile Secure rapid-deployment solution September 2014

Device Operation Process Diagrams. SAP Mobile Secure rapid-deployment solution September 2014 Device Operation Process Diagrams SP Mobile Secure rapid-deployment solution September 2014 X94 Device Operation (1/6) Remote Device Management of ios Device Types SP faria faria dministrator Remote Lock

More information

HA301. SAP HANA 2.0 SPS03 - Advanced Modeling COURSE OUTLINE. Course Version: 15 Course Duration:

HA301. SAP HANA 2.0 SPS03 - Advanced Modeling COURSE OUTLINE. Course Version: 15 Course Duration: HA301 SAP HANA 2.0 SPS03 - Advanced Modeling. COURSE OUTLINE Course Version: 15 Course Duration: SAP Copyrights and Trademarks 2018 SAP SE or an SAP affiliate company. All rights reserved. No part of

More information

Key Factors for Successful Wireless USB Product Deployment

Key Factors for Successful Wireless USB Product Deployment Key Factors for Successful Wireless USB Product Deployment MCCI Corporation CEO Terry Moore Deploying your first WUSB Product Learn the technology Define product requirements Select vendors: hardware software

More information

Alteryx Technical Overview

Alteryx Technical Overview Alteryx Technical Overview v 1.5, March 2017 2017 Alteryx, Inc. v1.5, March 2017 Page 1 Contents System Overview... 3 Alteryx Designer... 3 Alteryx Engine... 3 Alteryx Service... 5 Alteryx Scheduler...

More information

Wir schaffen Wissen heute für morgen REUSABLE PATIENT SAFETY SYSTEM FRAMEWORK FOR THE PROTON THERAPY CENTRE AT PSI

Wir schaffen Wissen heute für morgen REUSABLE PATIENT SAFETY SYSTEM FRAMEWORK FOR THE PROTON THERAPY CENTRE AT PSI Wir schaffen Wissen heute für morgen REUSABLE PATIENT SAFETY SYSTEM FRAMEWORK FOR THE PROTON THERAPY CENTRE AT PSI P. Fernandez Carmona, M. Eichin, M. Grossmann, E. Johansen, A. Mayor, H.A. Regele ICALEPCS15,

More information

FPGA Based Digital Design Using Verilog HDL

FPGA Based Digital Design Using Verilog HDL FPGA Based Digital Design Using Course Designed by: IRFAN FAISAL MIR ( Verilog / FPGA Designer ) irfanfaisalmir@yahoo.com * Organized by Electronics Division Integrated Circuits Uses for digital IC technology

More information

Embarquez votre Intelligence Artificielle (IA) sur CPU, GPU et FPGA

Embarquez votre Intelligence Artificielle (IA) sur CPU, GPU et FPGA Embarquez votre Intelligence Artificielle (IA) sur CPU, GPU et FPGA Pierre Nowodzienski Engineer pierre.nowodzienski@mathworks.fr 2018 The MathWorks, Inc. 1 From Data to Business value Make decisions Get

More information

FPGA system development What you need to think about. Frédéric Leens, CEO

FPGA system development What you need to think about. Frédéric Leens, CEO FPGA system development What you need to think about Frédéric Leens, CEO About Byte Paradigm 2005 : Founded by 3 ASIC-SoC-FPGA engineers as a Design Center for high-end FPGA and board design. 2007 : GP

More information

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS

SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS SYSTEMS ON CHIP (SOC) FOR EMBEDDED APPLICATIONS Embedded System System Set of components needed to perform a function Hardware + software +. Embedded Main function not computing Usually not autonomous

More information

Making the Most of your MATLAB Models to Improve Verification

Making the Most of your MATLAB Models to Improve Verification Making the Most of your MATLAB Models to Improve Verification Verification Futures 2016 Graham Reith Industry Manager: Communications, Electronics & Semiconductors Graham.Reith@mathworks.co.uk 2015 The

More information

HA100 SAP HANA Introduction

HA100 SAP HANA Introduction HA100 SAP HANA Introduction. COURSE OUTLINE Course Version: 13 Course Duration: 2 Day(s) SAP Copyrights and Trademarks 2017 SAP SE or an SAP affiliate company. All rights reserved. No part of this publication

More information

RFNoC Neural-Network Library using Vivado HLS (rfnoc-hls-neuralnet) EJ Kreinar Team E to the J Omega

RFNoC Neural-Network Library using Vivado HLS (rfnoc-hls-neuralnet) EJ Kreinar Team E to the J Omega RFNoC Neural-Network Library using Vivado HLS (rfnoc-hls-neuralnet) EJ Kreinar Team E to the J Omega Overview An RFNoC out-of-tree module that can be used to simulate, synthesize, and run a neural network

More information

Migration to Service Oriented Architecture Using Web Services Whitepaper

Migration to Service Oriented Architecture Using Web Services Whitepaper WHITE PAPER Migration to Service Oriented Architecture Using Web Services Whitepaper Copyright 2004-2006, HCL Technologies Limited All Rights Reserved. cross platform GUI for web services Table of Contents

More information

hybris-as-a-service A microservices architecture in action

hybris-as-a-service A microservices architecture in action hybris-as-a-service A microservices architecture in action Andrea Stubbe Klaus Herrmann Product and Technology @ hybris Disclaimer This presentation outlines our general product direction and should not

More information

Infrastructure Design Patterns with Python, Buildbot, and Linux Containers

Infrastructure Design Patterns with Python, Buildbot, and Linux Containers Infrastructure Design Patterns with Python,, and Linux Containers David Liu Python Technical Consultant Engineer Intel Corporation Overview Introduction Breaking out of CI: Infrastructure Design patterns

More information

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation UG817 (v 13.2) July 28, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification

More information

Versal: AI Engine & Programming Environment

Versal: AI Engine & Programming Environment Engineering Director, Xilinx Silicon Architecture Group Versal: Engine & Programming Environment Presented By Ambrose Finnerty Xilinx DSP Technical Marketing Manager October 16, 2018 MEMORY MEMORY MEMORY

More information

Insights into Home WiFi Systems

Insights into Home WiFi Systems Insights into Home WiFi Systems Agenda Home WiFi Requirements 03 WiFi @ Home today 04 WiFi repeaters/extenders 05 Overview on WDS 06 IEEE 802.11s/Wireless Mesh 10 Multiple APs - Technical Challenge 15

More information

Guide to Licensed Options. SAP Sybase IQ 16.0 SP03

Guide to Licensed Options. SAP Sybase IQ 16.0 SP03 Guide to Licensed Options SAP Sybase IQ 16.0 SP03 DOCUMENT ID: DC01646-01-1603-01 LAST REVISED: November 2013 Copyright 2013 by SAP AG or an SAP affiliate company. All rights reserved. No part of this

More information

Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm

Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm Engineering Director, Xilinx Silicon Architecture Group Versal: The New Xilinx Adaptive Compute Acceleration Platform (ACAP) in 7nm Presented By Kees Vissers Fellow February 25, FPGA 2019 Technology scaling

More information

Understanding JESD204B High-speed inter-device data transfers for SDR

Understanding JESD204B High-speed inter-device data transfers for SDR Understanding JESD204B High-speed inter-device data transfers for SDR Lars-Peter Clausen Introduction JESD204 Standard Designed as high-speed serial data link between converter (ADC, DAC) and logic device

More information

Cover TBD. intel Quartus prime Design software

Cover TBD. intel Quartus prime Design software Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a

More information

SAP Cloud Peering Safely and Swiftly Through the Clouds

SAP Cloud Peering Safely and Swiftly Through the Clouds SAP Cloud Peering Safely and Swiftly Through the Clouds Christian Stoeffler, SAP DE-CIX Summit, October 2017 INTERNAL Agenda Cloud and Interconnection Today: SAP Cloud Peering SAP s vision and strategy

More information

Simplified CICD with Jenkins and Git on the ZeroStack Platform

Simplified CICD with Jenkins and Git on the ZeroStack Platform DATA SHEET Simplified CICD with Jenkins and Git on the ZeroStack Platform In the technical article we will walk through an end to end workflow of starting from virtually nothing and establishing a CICD

More information

Software Driven Verification at SoC Level. Perspec System Verifier Overview

Software Driven Verification at SoC Level. Perspec System Verifier Overview Software Driven Verification at SoC Level Perspec System Verifier Overview June 2015 IP to SoC hardware/software integration and verification flows Cadence methodology and focus Applications (Basic to

More information

Containerizing GPU Applications with Docker for Scaling to the Cloud

Containerizing GPU Applications with Docker for Scaling to the Cloud Containerizing GPU Applications with Docker for Scaling to the Cloud SUBBU RAMA FUTURE OF PACKAGING APPLICATIONS Turns Discrete Computing Resources into a Virtual Supercomputer GPU Mem Mem GPU GPU Mem

More information

Cover TBD. intel Quartus prime Design software

Cover TBD. intel Quartus prime Design software Cover TBD intel Quartus prime Design software Fastest Path to Your Design The Intel Quartus Prime software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a

More information

Towards Transparent Integration of Heterogeneous Cloud Storage Platforms

Towards Transparent Integration of Heterogeneous Cloud Storage Platforms Towards Transparent Integration of Heterogeneous Cloud Storage Platforms Ilja Livenson*, Erwin Laure KTH PDC livenson@kth.se * Presenter Outline Motivation and problem Our approach CDMI-Proxy Status and

More information

SAP Single Sign-On 2.0 Overview Presentation

SAP Single Sign-On 2.0 Overview Presentation SAP Single Sign-On 2.0 Overview Presentation June 2014 Public Legal disclaimer This presentation is not subject to your license agreement or any other agreement with SAP. SAP has no obligation to pursue

More information

SAP SMS 365 SAP Messaging Proxy 365 Product Description August 2016 Version 1.0

SAP SMS 365 SAP Messaging Proxy 365 Product Description August 2016 Version 1.0 SAP SMS 365 SAP Messaging Proxy 365 Product Description August 2016 Version 1.0 TABLE OF CONTENTS 1 INTRODUCTION...3 2 BENEFITS...4 3 FUNCTIONAL DESCRIPTION...5 4 MESSAGE CLASSIFICATION...6 5 ARCHITECTURE...7

More information

Introduction to the Qsys System Integration Tool

Introduction to the Qsys System Integration Tool Introduction to the Qsys System Integration Tool Course Description This course will teach you how to quickly build designs for Altera FPGAs using Altera s Qsys system-level integration tool. You will

More information

Interoperable Cloud Storage with the CDMI Standard. Mark Carlson, SNIA TC and Oracle Chair, SNIA Cloud Storage TWG

Interoperable Cloud Storage with the CDMI Standard. Mark Carlson, SNIA TC and Oracle Chair, SNIA Cloud Storage TWG Interoperable Cloud Storage with the CDMI Standard Mark Carlson, SNIA TC and Oracle Chair, SNIA Cloud Storage TWG SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member

More information

Leveraging Oracle Spatial

Leveraging Oracle Spatial Leveraging Oracle Spatial At Queensland Department Of Main Roads 000 000 David Jerrard GIS Developer Overview Scene Setting Queensland Department of Main Roads (MR) It s a big place! Oracle within MR ARMIS

More information

Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany

Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany Model-Based Design for effective HW/SW Co-Design Alexander Schreiber Senior Application Engineer MathWorks, Germany 2013 The MathWorks, Inc. 1 Agenda Model-Based Design of embedded Systems Software Implementation

More information

CMPE 415 Programmable Logic Devices Introduction

CMPE 415 Programmable Logic Devices Introduction Department of Computer Science and Electrical Engineering CMPE 415 Programmable Logic Devices Introduction Prof. Ryan Robucci What are FPGAs? Field programmable Gate Array Typically re programmable as

More information

Vivado Design Suite User Guide

Vivado Design Suite User Guide Vivado Design Suite User Guide Design Flows Overview Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of Xilinx products. To

More information

Create a Smarter and More Economic Cloud Storage Architecture. November 7, 2018

Create a Smarter and More Economic Cloud Storage Architecture. November 7, 2018 Create a Smarter and More Economic Cloud Storage Architecture November 7, 2018 Today s Presenters Eric Lakin University of Michigan Alex McDonald NetApp Michelle Tidwell IBM Mike Jochimsen Kaminario 2

More information

Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team

Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC

More information

How-to Guide for Exercise Familiarize Yourself with SAP Fiori UX (Week 1, Unit 6, Part 2)

How-to Guide for Exercise Familiarize Yourself with SAP Fiori UX (Week 1, Unit 6, Part 2) How-to Guide for Exercise Familiarize Yourself with SAP Fiori UX (Week 1, Unit 6, Part 2) Table of Contents Introduction... 2 Connect to the opensap instance... 3 Login to the SAPgui... 5 Disable Internet

More information

Using FPGAs as Microservices

Using FPGAs as Microservices Using FPGAs as Microservices David Ojika, Ann Gordon-Ross, Herman Lam, Bhavesh Patel, Gaurav Kaul, Jayson Strayer (University of Florida, DELL EMC, Intel Corporation) The 9 th Workshop on Big Data Benchmarks,

More information

VMware Hybrid Cloud Solution

VMware Hybrid Cloud Solution VMware Hybrid Cloud Solution Simplifying and Accelerating Your Multi-Cloud Strategy Bunyamin Ozyasar System Engineer Manager 2017 VMware Inc. All rights reserved. Today s Agenda 1 2 3 VMware SDDC Approach

More information

Shifter: Fast and consistent HPC workflows using containers

Shifter: Fast and consistent HPC workflows using containers Shifter: Fast and consistent HPC workflows using containers CUG 2017, Redmond, Washington Lucas Benedicic, Felipe A. Cruz, Thomas C. Schulthess - CSCS May 11, 2017 Outline 1. Overview 2. Docker 3. Shifter

More information

OpenRadio. A programmable wireless dataplane. Manu Bansal Stanford University. Joint work with Jeff Mehlman, Sachin Katti, Phil Levis

OpenRadio. A programmable wireless dataplane. Manu Bansal Stanford University. Joint work with Jeff Mehlman, Sachin Katti, Phil Levis OpenRadio A programmable wireless dataplane Manu Bansal Stanford University Joint work with Jeff Mehlman, Sachin Katti, Phil Levis HotSDN 12, August 13, 2012, Helsinki, Finland 2 Opening up the radio Why?

More information

CERDEC C4ISR/EW Hardware/Software Convergence

CERDEC C4ISR/EW Hardware/Software Convergence APPROVED FOR PUBLIC RELEASE DISTRIBUTION STATEMENT A. Approved for public release, distribution is unlimited. CERDEC C4ISR/EW Hardware/Software Convergence 14 SEP 16 Jason Dirner Intel Technology and Architecture

More information

ADM505. Oracle Database Administration COURSE OUTLINE. Course Version: 15 Course Duration: 3 Day(s)

ADM505. Oracle Database Administration COURSE OUTLINE. Course Version: 15 Course Duration: 3 Day(s) ADM505 Oracle Database Administration. COURSE OUTLINE Course Version: 15 Course Duration: 3 Day(s) SAP Copyrights and Trademarks 2016 SAP SE or an SAP affiliate company. All rights reserved. No part of

More information

User Manual for DVIP

User Manual for DVIP Sundance Multiprocessor Technology Limited Form : QCF42 User Manual Date : 6 July 2006 Unit / Module Description: Unit / Module Number: DVIP (Digital Video Infrastructure Platform) System DVIP Document

More information

S4D430 Building Views in Core Data Services ABAP (CDS ABAP)

S4D430 Building Views in Core Data Services ABAP (CDS ABAP) S4D430 Building Views in Core Data Services ABAP (CDS ABAP). COURSE OUTLINE Course Version: 10 Course Duration: 3 Day(s) SAP Copyrights and Trademarks 2017 SAP SE or an SAP affiliate company. All rights

More information

Oracle Warehouse Builder 10g Release 2 Integrating Packaged Applications Data

Oracle Warehouse Builder 10g Release 2 Integrating Packaged Applications Data Oracle Warehouse Builder 10g Release 2 Integrating Packaged Applications Data June 2006 Note: This document is for informational purposes. It is not a commitment to deliver any material, code, or functionality,

More information

Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors

Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Developing and Integrating FPGA Co-processors with the Tic6x Family of DSP Processors Paul Ekas, DSP Engineering, Altera Corp. pekas@altera.com, Tel: (408) 544-8388, Fax: (408) 544-6424 Altera Corp., 101

More information

Using JBI for Service-Oriented Integration (SOI)

Using JBI for Service-Oriented Integration (SOI) Using JBI for -Oriented Integration (SOI) Ron Ten-Hove, Sun Microsystems January 27, 2006 2006, Sun Microsystems Inc. Introduction How do you use a service-oriented architecture (SOA)? This is an important

More information

EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09

EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09 EE 367 Logic Design Lab #1 Introduction to Xilinx ISE and the ML40X Eval Board Date: 1/21/09 Due: 1/28/09 Lab Description Today s lab will introduce you to the Xilinx Integrated Software Environment (ISE)

More information

Simplify Software Integration for FPGA Accelerators with OPAE

Simplify Software Integration for FPGA Accelerators with OPAE white paper Intel FPGA Simplify Software Integration for FPGA Accelerators with OPAE Cross-Platform FPGA Programming Layer for Application Developers Authors Enno Luebbers Senior Software Engineer Intel

More information

Starting Guide for Data Warehousing Foundation Components on XSA

Starting Guide for Data Warehousing Foundation Components on XSA PUBLIC SAP HANA Data Warehousing Foundation 2.0 SPS04 2018-10-31 Starting Guide for Data Warehousing Foundation Components on XSA 2018 SAP SE or an SAP affiliate company. All rights reserved. THE BEST

More information

UX300 SAP Screen Personas 3.0 Development

UX300 SAP Screen Personas 3.0 Development UX300 SAP Screen Personas 3.0 Development. COURSE OUTLINE Course Version: 03 Course Duration: SAP Copyrights and Trademarks 2018 SAP SE or an SAP affiliate company. All rights reserved. No part of this

More information

FPGAs Provide Reconfigurable DSP Solutions

FPGAs Provide Reconfigurable DSP Solutions FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors

More information

DBW4H. Data Warehousing with SAP BW/4HANA - Delta from SAP BW powered by SAP HANA COURSE OUTLINE. Course Version: 13 Course Duration: 2 Day(s)

DBW4H. Data Warehousing with SAP BW/4HANA - Delta from SAP BW powered by SAP HANA COURSE OUTLINE. Course Version: 13 Course Duration: 2 Day(s) DBW4H Data Warehousing with SAP BW/4HANA - Delta from SAP BW powered by SAP HANA. COURSE OUTLINE Course Version: 13 Course Duration: 2 Day(s) SAP Copyrights and Trademarks 2017 SAP SE or an SAP affiliate

More information

Cloud Foundry Diego: The New Cloud Runtime. Heterogeneous Container Scheduling, Docker & More

Cloud Foundry Diego: The New Cloud Runtime. Heterogeneous Container Scheduling, Docker & More Cloud Foundry Diego: The New Cloud Runtime Heterogeneous Container Scheduling, Docker & More How many people here are already running containers? Cloud Native Application Platform A single API for managing

More information

Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems

Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems Getting started with Digilent NetFPGA SUME, a Xilinx Virtex 7 FPGA board for high performance computing and networking systems Introduction The NetFPGA project is a group to develop open source hardware

More information

Foundations of Hybrid and Embedded Software Systems. Experimental Research

Foundations of Hybrid and Embedded Software Systems. Experimental Research Experimental Test Beds for Embedded & Hybrid Systems Gautam Biswas and Ken Frampton Vanderbilt University/ISIS UC Berkeley: Chess Vanderbilt University: ISIS University of Memphis: MSI Foundations of Hybrid

More information

Open-Source tools for FPGA development

Open-Source tools for FPGA development October 13, 2016 Marek Vasut Software engineer at DENX S.E. since 2011 Embedded and Real-Time Systems Services, Linux kernel and driver development, U-Boot development, consulting, training Versatile Linux

More information

SAP HANA SPS 08 - What s New? SAP HANA Application Lifecycle Management (Delta from SPS 07 to SPS 08) SAP HANA Product Management June, 2014

SAP HANA SPS 08 - What s New? SAP HANA Application Lifecycle Management (Delta from SPS 07 to SPS 08) SAP HANA Product Management June, 2014 SAP HANA SPS 08 - What s New? SAP HANA Application Lifecycle Management (Delta from SPS 07 to SPS 08) SAP HANA Product Management June, 2014 Agenda Overview of SAP HANA Application Lifecycle Management

More information

SMT9091 SMT148-FX-SMT351T/SMT391

SMT9091 SMT148-FX-SMT351T/SMT391 Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: This Document provides an overview of the developed system key features. SMT148-FX-SMT351T/SMT391 E.Puillet

More information