EE249 Lab September 30 h, 2008 Hugo A. Andrade
|
|
|
- Rosa Dickerson
- 6 years ago
- Views:
Transcription
1 High-Level Development Tools Data Flow C Code Textual Math Modeling Statechart EE249 Lab September 30 h, 2008 Hugo A. Andrade Graphical System Design Platform Linux Macintosh Windows Real-Time FPGA Micro Desktop Platform Embedded Platform
2 Virtual Instrumentation Hardware and Driver Software Application Software
3 Virtual Instrumentation
4 Graphical System Design Platform Configuration Graphical Programming Textual Math Statecharts Modeling & Simulation
5 Graphical System Design Platform
6 Graphical System Design Platform
7 Graphical System Design Platform Configuration Graphical Programming Textual Math Statecharts Modeling & Simulation
8 The G (LabVIEW) Language Model Homogenous dataflow language Structured case (switch, select) and loops Structured dataflow Run-time scheduling Explicit task level parallelism Implicit parallelism heuristically identified Synthesizable language To machine code on x86 and PPC processors To VHDL for FPGAs To C for embedded processors Turing complete
9 Evolution of LabVIEW Backend Technologies Intermediate Code Compiler Hardware Target None (Machine Code) LabVIEW Real-Time Wintel PowerPC VHDL OEM Synthesis PAR FPGA None (Object Library) LabVIEW DSP DSP C Any Any 32-bit MPU
10 What is LabVIEW FPGA LabVIEW FPGA Module Reconfigurable I/O (RIO) Hardware
11 Enforcing Dataflow in FPGA
12 Developing Applications with the NI LabVIEW Statechart Module
13 High-Level Development Tools Data Flow C Code Textual Math Modeling Statechart Graphical System Design Platform Linux Macintosh Windows Real-Time FPGA Micro Desktop Platform Embedded Platform
14 What are Statecharts? System Inputs Outputs Statecharts are visual representations of reactive (event-based) systems.
15 Differences between Statecharts and FSMs Both contain the same basic concepts: States Transitions Statechart adds additional concepts: Hierarchy Concurrency Event-based paradigm Pseudostates & Connectors H Button Press Based on the UML statechart diagram specification
16 Reactive Systems Communication systems Digital protocols Control applications Sequential logic Batch processing Event response Non-linear control State Machines User-interface implementation System modeling for virtual prototyping (simulation)
17 Statechart Benefits Abstraction Simple semantics to represent complex systems System-level view Self-documenting
18 Machine & Process Control hierarchy concurrency
19 FPGA Logic hierarchy
20 User Interfaces history
21 Statechart Benefits Abstraction Simple semantics to represent complex systems System-level view Self-documenting Scalability Easily extend applications Open software platform Automatic Code Generation LabVIEW Embedded Technology
22 LabVIEW Statechart Development 1. Build statechart 2. Define transitions and states 3. Generate statechart subvi 4. Place in LabVIEW block diagram
23 Example Ceiling Fan Triggers Power switch Fan toggle Light toggle Outputs Light Fan speed Power No Power Fan Light Fan Light High on medium off low off off
24 Example Ceiling Fan Triggers Power switch Fan toggle Light toggle Outputs Light Fan speed Power No Power Fan Light Fan Light on on off off off Internal Data Fan Speed
25 1. Build Statechart
26 1. Build Statechart
27 1. Build Statechart
28 2. Define Transitions and States Each Transition contains three components Trigger events that cause a transition Guard logic that can prevent a transition Action what happens when you transition If the doorbell rings and an adult is home, answer the door. Curr State DOOR CLOSED Trigger doorbell ring Guard adult home? Action open door New State DOOR OPEN
29 2. Define Transitions and States Each Transition contains three components Trigger events that cause a transition Guard logic that can prevent a transition Action what happens when you transition Each state contains three types of actions Entry what happens when you get there Exit what happens when you leave Static what happens while you are there
30 2. Define Transitions and States Trigger-Guard-Action Triggers
31 2. Define Transitions and States Static Reaction Trigger-Guard-Action Inputs State Data Outputs
32 3. Build Statechart SubVI
33 4. Place in LabVIEW Block Diagram Asynchronous Usage User interface Interruption handling Modeling event driven systems
34 4. Place in LabVIEW Block Diagram Synchronous Usage Embedded applications Communication protocols Control implementations
35 Statechart Execution Evaluate the trigger/guard logic for the transitions leaving the current state(s) On first valid transition: Execute the exit action(s) for the current state(s) Execute the transition action Execute the entry action(s) for all state(s) being transitioned to If no transitions are valid: Evaluate the trigger/guard logic for all static reactions configured for the current state Execute the action code for all valid reactions
36 Statechart Execution
37 DEMO
38 What to do next? Visit ni.com/statechart Demo videos Statecharts 101 whitepaper Statecharts with LabVIEW FPGA whitepaper Try the LabVIEW Statechart Module online Demonstration from local Field Engineer
EECS Berkeley EE249 LabVIEW Framework. Hugo A. Andrade Principal Architect LabVIEW Platform & Real Time Group
EECS Berkeley EE249 LabVIEW Framework Hugo A. Andrade Principal Architect LabVIEW Platform & Real Time Group Agenda Overview of NI Tools LabVIEW Intro Framework Parallel programming From multi-core to
LabVIEW Statechart Module Tutorial
LabVIEW Statechart Module Tutorial Overview This NI LabVIEW Statechart Module tutorial is designed for the LabVIEW online evaluation environment, so it does not depend on any hardware. It covers the basics
Graphical System Design. David Fuller LabVIEW R&D Section Manager
Graphical System Design David Fuller LabVIEW R&D Section Manager Agenda Visions Demo Order & time National Instruments Confidential 2 Virtual Instrumentation National Instruments Confidential 3 Virtual
Graphical System Design:
1 Graphical System Design: Bringing Embedded Design to the Masses in Science and Engineering Hugo A. Andrade Principal Architect, Architecture and Technology Group Zach Nelson Academic Field Engineering
Designing Real-Time Control Applications Using LabVIEW and CompactRIO. Developer Days 2009
Designing Real-Time Control Applications Using LabVIEW and CompactRIO Developer Days 2009 Agenda CompactRIO Overview Technology Applications Real-Time Control Software Architecture Basic Process Control
FPGA design with National Instuments
FPGA design with National Instuments Rémi DA SILVA Systems Engineer - Embedded and Data Acquisition Systems - MED Region ni.com The NI Approach to Flexible Hardware Processor Real-time OS Application software
Unified Modeling Language 2
Unified Modeling Language 2 State machines 109 History and predecessors 1950 s: Finite State Machines Huffmann, Mealy, Moore 1987: Harel Statecharts conditions hierarchical (and/or) states history states
Software Synthesis from Dataflow Models for G and LabVIEW
Software Synthesis from Dataflow Models for G and LabVIEW Hugo A. Andrade Scott Kovner Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 andrade@mail.utexas.edu
ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES
49. Internationales Wissenschaftliches Kolloquium Technische Universität Ilmenau 27.-30. September 2004 Holger Rath / Horst Salzwedel ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES Abstract
Functional Programming in Embedded System Design
Functional Programming in Embedded System Design Al Strelzoff CTO, E-TrolZ Lawrence, Mass. al.strelzoff@e-trolz.com 1/19/2006 Copyright E-TrolZ, Inc. 1 of 20 Hard Real Time Embedded Systems MUST: Be highly
State Machine Diagrams
State Machine Diagrams Introduction A state machine diagram, models the dynamic aspects of the system by showing the flow of control from state to state for a particular class. 2 Introduction Whereas an
Making the Most of your FPGA Design
Making the Most of your FPGA Design Rejwan Ali Marketing Engineer Overview Introduction to Making the most Maintainability through Simulation Creating Scalable LVFPGA Reactor Pattern in LVFPGA Making the
System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms
System-level Synthesis of Dataflow Applications for FPGAbased Distributed Platforms Hugo A. Andrade, Kaushik Ravindran, Alejandro Asenjo, Casey Weltzin NI Berkeley, NI Austin National Instruments Corporation
Exercise Unit 2: Modeling Paradigms - RT-UML. UML: The Unified Modeling Language. Statecharts. RT-UML in AnyLogic
Exercise Unit 2: Modeling Paradigms - RT-UML UML: The Unified Modeling Language Statecharts RT-UML in AnyLogic Simulation and Modeling I Modeling with RT-UML 1 RT-UML: UML Unified Modeling Language a mix
Short Term Courses (Including Project Work)
Short Term Courses (Including Project Work) Courses: 1.) Microcontrollers and Embedded C Programming (8051, PIC & ARM, includes a project on Robotics) 2.) DSP (Code Composer Studio & MATLAB, includes Embedded
Hardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
States Transitions Connectors Esterel Studio
Time in Differences SyncCharts differ from other implementations of : Synchronous framework Determinism Compilation into backend language Esterel No interpretation for simulations No hidden behaviour Multiple
Concurrent Models of Computation
Concurrent Models of Computation Edward A. Lee Robert S. Pepper Distinguished Professor, UC Berkeley EECS 219D Concurrent Models of Computation Fall 2011 Copyright 2009-2011, Edward A. Lee, All rights
Introduction to LabVIEW and NI Hardware Platform
Introduction to LabVIEW and NI Hardware Platform Corrie Botha Platform-Based Approach 2 With LabVIEW, You Can Program the Way You Think 3 With LabVIEW, You Can Program the Way You Think The graphical,
ReconOS: An RTOS Supporting Hardware and Software Threads
ReconOS: An RTOS Supporting Hardware and Software Threads Enno Lübbers and Marco Platzner Computer Engineering Group University of Paderborn marco.platzner@computer.org Overview the ReconOS project programming
Agenda. Programming FPGAs Why Are They Useful? NI FPGA Hardware Common Applications for FPGAs How to Learn More
Agenda Programming FPGAs Why Are They Useful? NI FPGA Hardware Common Applications for FPGAs How to Learn More FPGA Technology Programmable Interconnects Logic Blocks I/O Blocks FPGA Logic Implementation
LabVIEW Based Embedded Design [First Report]
![LabVIEW Based Embedded Design [First Report]](/thumbs/89/97853595.jpg "LabVIEW Based Embedded Design [First Report]")
LabVIEW Based Embedded Design [First Report] Sadia Malik Ram Rajagopal Department of Electrical and Computer Engineering University of Texas at Austin Austin, TX 78712 malik@ece.utexas.edu ram.rajagopal@ni.com
New Software-Designed Instruments
1 New Software-Designed Instruments Nicholas Haripersad Field Applications Engineer National Instruments South Africa Agenda What Is a Software-Designed Instrument? Why Software-Designed Instrumentation?
VHDL Essentials Simulation & Synthesis
VHDL Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using VHDL standard language. The course
Ingegneria del Software Corso di Laurea in Informatica per il Management
Ingegneria del Software Corso di Laurea in Informatica per il Management UML: State machine diagram Davide Rossi Dipartimento di Informatica Università di Bologna State machine A behavioral state machine
FPGA for Software Engineers
FPGA for Software Engineers Course Description This course closes the gap between hardware and software engineers by providing the software engineer all the necessary FPGA concepts and terms. The course
Hardware Description Languages & System Description Languages Properties
Hardware Description Languages & System Description Languages Properties There is a need for executable specification language that is capable of capturing the functionality of the system in a machine-readable
Meltem Özturan
Meltem Özturan www.mis.boun.edu.tr/ozturan/samd 1 2 Modeling System Requirements Object Oriented Approach to Requirements OOA considers an IS as a set of objects that work together to carry out the function.
Finite State Machine Modeling for Software Product Lines. Finite State Machines and Statecharts
SWE 721 / IT 821 Advanced Software Design: Reusable Software Architectures Finite State Machine Modeling for Software Product Lines Hassan Gomaa Department of Information and Software Engineering George
Composition of State Machines
Chapter 5 Composition of State Machines Hongwei Zhang http://www.cs.wayne.edu/~hzhang/ Ack.: this lecture is prepared in part based on slides of Lee, Sangiovanni-Vincentelli, Seshia. Outline Concurrent
Code Generation for QEMU-SystemC Cosimulation from SysML
Code Generation for QEMU- Cosimulation from SysML Da He, Fabian Mischkalla, Wolfgang Mueller University of Paderborn/C-Lab, Fuerstenallee 11, 33102 Paderborn, Germany {dahe, fabianm, wolfgang}@c-lab.de
UNIT-4 Behavioral Diagrams
UNIT-4 Behavioral Diagrams P. P. Mahale Behavioral Diagrams Use Case Diagram high-level behaviors of the system, user goals, external entities: actors Sequence Diagram focus on time ordering of messages
Tips for Code Re-Use. Rejwan Ali, Marketing Engineer NI Africa and Oceania
ni.com 1 ni.com Tips for Code Re-Use Rejwan Ali, Marketing Engineer NI Africa and Oceania Graphical System Design A platform-based approach for measurement and control 4 Calling Compiled Code From LabVIEW
CA314 Object Oriented Analysis & Design - 7. File name: CA314_Section_07_Ver01 Author: L Tuohey No. of pages: 16
CA314 Object Oriented Analysis & Design - 7 File name: CA314_Section_07_Ver01 Author: L Tuohey No. of pages: 16 Table of Contents 7. UML State & Activity Diagrams (see ref 1, Chap. 11, 12)...3 7.1 Introduction...3
Codesign Framework. Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web.
Codesign Framework Parts of this lecture are borrowed from lectures of Johan Lilius of TUCS and ASV/LL of UC Berkeley available in their web. Embedded Processor Types General Purpose Expensive, requires
Hardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
High-Level Synthesis with LabVIEW FPGA
High-Level Synthesis with LabVIEW FPGA National Instruments Agenda Introduction NI RIO technology LabVIEW FPGA & IP Builder RIO Hardware Platform Application 2 An Ideal Embedded Architecture Processor
ECL: A SPECIFICATION ENVIRONMENT FOR SYSTEM-LEVEL DESIGN
/ ECL: A SPECIFICATION ENVIRONMENT FOR SYSTEM-LEVEL DESIGN Gerard Berry Ed Harcourt Luciano Lavagno Ellen Sentovich Abstract We propose a new specification environment for system-level design called ECL.
Lecture 6B Hierarchical/Concurrent State Machine Models (HCFSM)
ECE 474A/57A Computer-Aided Logic Design Outline Models vs. Languages Lecture 6B Hierarchical/Concurrent State Machine Models (HCFSM) State Machine Model FSM/FSMD HCFSM and Statecharts Language Program-State
Updates on SCCharts Christian Motika Steven Smyth
Updates on SCCharts Updates on SCCharts Christian Motika Steven Smyth SYNCHRON 2015 04. DEC 2015, Kiel 1 Reactive System Updates on SCCharts Safety-critical systems State based reactions Concurrency Synchronous
Reliable Embedded Multimedia Systems?
2 Overview Reliable Embedded Multimedia Systems? Twan Basten Joint work with Marc Geilen, AmirHossein Ghamarian, Hamid Shojaei, Sander Stuijk, Bart Theelen, and others Embedded Multi-media Analysis of
Certified LabVIEW Associate Developer Exam. Test Booklet
Certified LabVIEW Associate Developer Exam Test Booklet Note: The use of the computer or any reference materials is NOT allowed during the exam. Instructions: If you did not receive this exam in a sealed
Metaprogrammable Toolkit for Model-Integrated Computing
Metaprogrammable Toolkit for Model-Integrated Computing Akos Ledeczi, Miklos Maroti, Gabor Karsai and Greg Nordstrom Institute for Software Integrated Systems Vanderbilt University Abstract Model-Integrated
Contents Contents 1 Introduction Entity Types... 37
1 Introduction...1 1.1 Functions of an Information System...1 1.1.1 The Memory Function...3 1.1.2 The Informative Function...4 1.1.3 The Active Function...6 1.1.4 Examples of Information Systems...7 1.2
Increase Your Test Capabilities with Reconfigurable FPGA Technology
Increase Your Test Capabilities with Reconfigurable FPGA Technology CTEA Electronics Symposium Ryan Verret Senior Product Manager FPGA Technology for Test National Instruments Graphical System Design A
Executing SyncCharts with Ptolemy
Executing SyncCharts with Christian Motika Real-Time Systems and Embedded Systems Group Department of Computer Science Christian-Albrechts-Universität zu Kiel, Germany KIEL ER SYNCHRON Workshop 2010 Frejús,
NI LabView READ THIS DOCUMENT CAREFULLY AND FOLLOW THE INSTRIUCTIONS IN THE EXERCISES
NI LabView READ THIS DOCUMENT CAREFULLY AND FOLLOW THE Introduction INSTRIUCTIONS IN THE EXERCISES According to National Instruments description: LabVIEW is a graphical programming platform that helps
Remote Control. IMMS.de
Remote Control Statecharts Kurzdefinition [Harel88]: Statecharts = state-diagrams + depth + orthogonality + broadcast communication Statecharts Elements (1) Events (e.g. txt)» Typeless» no value (it exists
FPGA BASED SYSTEM DESIGN. Dr. Tayab Din Memon Lecture 1 & 2
FPGA BASED SYSTEM DESIGN Dr. Tayab Din Memon tayabuddin.memon@faculty.muet.edu.pk Lecture 1 & 2 Books Recommended Books: Text Book: FPGA Based System Design by Wayne Wolf Verilog HDL by Samir Palnitkar.
EE414 Embedded Systems Ch 9. State Machines
EE414 Embedded Systems Ch 9. State Machines Byung Kook Kim School of Electrical Engineering Korea Advanced Institute of Science and Technology Outline State Machine Model 9.1 Introduction 9.2 Models vs.
HW/SW Co-design. Design of Embedded Systems Jaap Hofstede Version 3, September 1999
HW/SW Co-design Design of Embedded Systems Jaap Hofstede Version 3, September 1999 Embedded system Embedded Systems is a computer system (combination of hardware and software) is part of a larger system
FlexRIO. FPGAs Bringing Custom Functionality to Instruments. Ravichandran Raghavan Technical Marketing Engineer. ni.com
FlexRIO FPGAs Bringing Custom Functionality to Instruments Ravichandran Raghavan Technical Marketing Engineer Electrical Test Today Acquire, Transfer, Post-Process Paradigm Fixed- Functionality Triggers
S-Store: Streaming Meets Transaction Processing
S-Store: Streaming Meets Transaction Processing H-Store is an experimental database management system (DBMS) designed for online transaction processing applications Manasa Vallamkondu Motivation Reducing
Verilog Essentials Simulation & Synthesis
Verilog Essentials Simulation & Synthesis Course Description This course provides all necessary theoretical and practical know-how to design programmable logic devices using Verilog standard language.
LabVIEW Graphical Programming
LabVIEW Graphical Programming Fourth Edition Gary W. Johnson Richard Jennings McGraw-Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney
Experiences from the first step in designing an Architecture executing Executable UML semantics in Programmable Logic using VHDL
Experiences from the first step in designing an Architecture executing Executable UML semantics in Programmable Logic using VHDL 1 SAAB BOFORS DYNAMICS Anders Eriksson Senior Software Systems Engineer
A Technical Approach to Streaming High Density PDV Data with PXI Express
A Technical Approach to Streaming High Density PDV Data with PXI Express 1 HEI Incorporated 2 NaLonal Instruments 3 NSTec Los Alamos OperaLons Manny Teran 1 David Bonal 2 Rebecca Suemnicht 2 Cenobio Gallegos
An Overview of the Ptolemy Project. Organizational
An Overview of the Ptolemy Project Edward A. Lee Professor and Principal Investigator UC Berkeley Dept. of EECS Copyright 1997, The Regents of the University of California All rights reserved. Organizational
Benefits of Programming Graphically in NI LabVIEW
Benefits of Programming Graphically in NI LabVIEW Publish Date: Jun 14, 2013 0 Ratings 0.00 out of 5 Overview For more than 20 years, NI LabVIEW has been used by millions of engineers and scientists to
Building Combinatorial Circuit Using Behavioral Modeling Lab
Building Combinatorial Circuit Using Behavioral Modeling Lab Overview: In this lab you will learn how to model a combinatorial circuit using behavioral modeling style of Verilog HDL. You will model a combinatorial
Benefits of Programming Graphically in NI LabVIEW
1 of 8 12/24/2013 2:22 PM Benefits of Programming Graphically in NI LabVIEW Publish Date: Jun 14, 2013 0 Ratings 0.00 out of 5 Overview For more than 20 years, NI LabVIEW has been used by millions of engineers
A Model-Driven Approach to Embedded Control System Implementation
A Model-Driven Approach to Embedded Control System Implementation Jan F. Broenink, Marcel A. Groothuis, Peter M. Visser, Bojan Orlic Control Engineering, CTIT, Faculty EE-M-CS,, Enschede, Netherlands e-mail:
Best Practices for Architecting Embedded Applications in LabVIEW Jacques Cilliers Applications Engineering
Best Practices for Architecting Embedded Applications in LabVIEW Jacques Cilliers Applications Engineering Overview of NI RIO Architecture PC Real Time Controller FPGA 4 Where to Start? 5 Requirements
Computational Models for Concurrent Streaming Applications
2 Computational Models for Concurrent Streaming Applications The challenges of today Twan Basten Based on joint work with Marc Geilen, Sander Stuijk, and many others Department of Electrical Engineering
Early design phases. Peter Marwedel TU Dortmund, Informatik /10/11. technische universität dortmund. fakultät für informatik informatik 12
12 Early design phases Peter Marwedel TU Dortmund, Informatik 12 2010/10/11 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Graphics: Alexandra Nolte, Gesine Marwedel, 2003
Section 8. The Basic Step Algorithm
Section 8. The Basic Step Algorithm Inputs The status of the system The current time A list of external changes presented by the environment since the last step Comments Scheduled action appears in the
CS 310 Embedded Computer Systems DESIGN
1 EMBEDDED SYSTEM DESIGN Embedded System Design 2 3 Specification Introduction 4 Describing embedded d system s processing behavior Can be extremely difficult Complexity increasing with increasing IC capacity
Running OPAL-RT s ehs on National Instruments crio: Sub-microsecond power-electronic simulation
Running OPAL-RT s ehs on National Instruments crio: Sub-microsecond power-electronic simulation Ben Black Market Development Manager, Real-Time Test & Power Systems National Instruments ben.black@ni.com
LabVIEW 2009 Real-Time & FPGA 最新技術剖析. National Instruments 美商國家儀器 行銷部技術經理吳維翰
LabVIEW 2009 Real-Time & FPGA 最新技術剖析 National Instruments 美商國家儀器 行銷部技術經理吳維翰 LabVIEW RT 2009 Agenda NI Real-Time Hypervisor MathScript RT RT System Backup and Restore crio Streaming API LabVIEW FPGA 2009
ECU Measurement and Calibration in a Real-Time Test Environment. Roland Magolei National Instruments Engineering GmbH Embedded Networks
ECU Measurement and Calibration in a Real-Time Test Environment Roland Magolei National Instruments Engineering GmbH Embedded Networks Term Definitions What is ECU Calibration? Software Optimization of
SDL. Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 年 10 月 18 日. technische universität dortmund
12 SDL Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 2017 年 10 月 18 日 Springer, 2010 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models
FSMs & message passing: SDL
12 FSMs & message passing: SDL Peter Marwedel TU Dortmund, Informatik 12 Springer, 2010 2012 年 10 月 30 日 These slides use Microsoft clip arts. Microsoft copyright restrictions apply. Models of computation
Communication Systems Design in Practice
Communication Systems Design in Practice Jacob Kornerup, Ph.D. LabVIEW R&D National Instruments A Word About National Instruments Annual Revenue: $1.14 billion Global Operations: Approximately 6,870 employees;
Modern Embedded Systems Programming: Beyond the RTOS
Modern Embedded Systems Programming: Beyond the RTOS Miro Samek Quantum Leaps, LLC 1 Presentation Outline A quick introduction to RTOS and the perils of blocking Active objects State machines ~40 min Active
Controller FSM Design Issues : Correctness and Efficiency. Lecture Notes # 10. CAD Based Logic Design ECE 368
ECE 368 CAD Based Logic Design Lecture Notes # 10 Controller FSM Design Issues : Correctness and Efficiency SHANTANU DUTT Department of Electrical & Computer Engineering University of Illinois, Chicago
Practical UML Statecharts in C/C++
Practical UML Statecharts in C/C++ Event-Driven Programming for Embedded Systems 2nd Edition Miro Samek ELSEVIER AMSTERDAM. BOSTON. HEIDELBERG LONDON NEW YORK. OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE
By: Chaitanya Settaluri Devendra Kalia
By: Chaitanya Settaluri Devendra Kalia What is an embedded system? An embedded system Uses a controller to perform some function Is not perceived as a computer Software is used for features and flexibility
Lecture 3: Modeling in VHDL. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Lecture 3: Modeling in VHDL VHDL: Overview 2 VHDL VHSIC Hardware Description Language VHSIC=Very High Speed Integrated Circuit Programming language for modelling of hardware
LabVIEW programming II
FYS3240-4240 Data acquisition & control LabVIEW programming II Spring 2018 Lecture #3 Bekkeng 14.01.2018 Dataflow programming With a dataflow model, nodes on a block diagram are connected to one another
Software Architecture
Software Architecture Lecture 7 Communicating Peers João Pedro Sousa George Mason University previously, event systems within the interacting processes family data flow batch sequential dataflow network
Experience in Developing Model- Integrated Tools and Technologies for Large-Scale Fault Tolerant Real-Time Embedded Systems
Institute for Software Integrated Systems Vanderbilt University Experience in Developing Model- Integrated Tools and Technologies for Large-Scale Fault Tolerant Real-Time Embedded Systems Presented by
Graphical System Design for Machine Control
Graphical System Design for Machine Control Overview Embedded System Development for Machine Control Using a Single, Automated Graphical Programming Tool Chain and Programmable Automation Controllers (PACs)
visualstate Reference Guide
COPYRIGHT NOTICE Copyright 2000 2014 IAR Systems AB. No part of this document may be reproduced without the prior written consent of IAR Systems. The software described in this document is furnished under
Compute Node Design for DAQ and Trigger Subsystem in Giessen. Justus Liebig University in Giessen
Compute Node Design for DAQ and Trigger Subsystem in Giessen Justus Liebig University in Giessen Outline Design goals Current work in Giessen Hardware Software Future work Justus Liebig University in Giessen,
Hierarchical FSMs with Multiple CMs
Hierarchical FSMs with Multiple CMs Manaloor Govindarajan Balasubramanian Manikantan Bharathwaj Muthuswamy (aka Bharath) Reference: Hierarchical FSMs with Multiple Concurrency Models. Alain Girault, Bilung
MULTILANGUAGE SPECIFICATION FOR SYSTEM DESIGN AND CODESIGN
MULTILANGUAGE SPECIFICATION FOR SYSTEM DESIGN AND CODESIGN A.A. JERRAYA, M. ROMDHANI, PH. LE MARREC, F. HESSEL, P. COSTE, C. VALDERRAMA, G.F. MARCHIORO, J.M.DAVEAU, N.-E. ZERGAINOH TIMA Laboratory 46 avenue
Introduction to Software Testing Chapter 2, Sec#: 2.5 Graph Coverage for Specifications
Introduction to Software Testing Chapter 2, Sec#: 2.5 Graph Coverage for Specifications Paul Ammann & Jeff Offutt http://www.cs.gmu.edu/~offutt/softwa retest/ Design Specifications A design specification
Modern Embedded Systems Programming: Beyond the RTOS
Modern Embedded Systems Programming: Beyond the RTOS Miro Samek Quantum Leaps, LLC 1 Presentation Outline A quick introduction to RTOS and the perils of blocking Active objects State machines ~40 min Active
EE382N.23: Embedded System Design and Modeling
EE382N.23: Embedded System Design and Modeling Lecture 3 Language Semantics Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu Lecture 3: Outline
7 The proposed domain specific language: operational level
7 The proposed domain specific language: operational level In our methodology, a scenario corresponds to the specification of concrete activities in the pervasive mobile game, including interactions among
Approach to Enable Real-Time HPC. President, CEO and Cofounder National Instruments
Applying a Graphical System Design Approach to Enable Real-Time HPC Dr. James Truchard President, CEO and Cofounder National Instruments National Instruments Leaders for 30 years in Computer-Based Measurement
Digital Design LU. Lab Exercise 1
Digital Design LU Lab Exercise 1 Jakob Lechner, Thomas Polzer {lechner, tpolzer}@ecs.tuwien.ac.at Department of Computer Engineering University of Technology Vienna Vienna, October 4, 2010 1 Overview 1
CHAPTER - 2 : DESIGN OF ARITHMETIC CIRCUITS
Contents i SYLLABUS osmania university UNIT - I CHAPTER - 1 : BASIC VERILOG HDL Introduction to HDLs, Overview of Digital Design With Verilog HDL, Basic Concepts, Data Types, System Tasks and Compiler
CISC836: Models in Software Development: Methods, Techniques and Tools
CISC836: Models in Software Development: Methods, Techniques and Tools Topic 3: Expressing Software Models Expressing SW models: Overview 1. Examples of software modeling languages 1. UML (for modeling
ModelicaML: Getting Started Issue April 2012
ModelicaML: Getting Started Issue 1.6.5 13. April 2012 Wladimir Schamai EADS Innovation Works (Hamburg, Germany) Linkoping University (Linkoping, Sweden) Abstract: This document provides a short introduction
Chapter 8. FSM Model Specification
Chapter 8. FSM Model Specification Finite state machine (FSM) model is useful to express the behavior of a control (or reactive) system like a bending machine, a cruse control system of a car, a traffic
Squeezing the Most Out of a Dentifrice Filling Application
Squeezing the Most Out of a Dentifrice Filling Application Authors J. Duane McDonough, Business Development Manager, Data Science Automation Ryan W. Vallieu, Senior Measurement & Automation Consultant,
ni.com Best Practices for Architecting Embedded Applications in LabVIEW
Best Practices for Architecting Embedded Applications in LabVIEW Overview of NI RIO Architecture PC Real Time Controller FPGA 2 Where to Start? 3 Requirements Before you start to design your system, you
The Generic Modeling Environment
The Generic Modeling Environment Akos Ledeczi, Miklos Maroti, Arpad Bakay, Gabor Karsai, Jason Garrett, Charles Thomason, Greg Nordstrom, Jonathan Sprinkle and Peter Volgyesi Vanderbilt University, Institute
Verilog Sequential Logic. Verilog for Synthesis Rev C (module 3 and 4)
Verilog Sequential Logic Verilog for Synthesis Rev C (module 3 and 4) Jim Duckworth, WPI 1 Sequential Logic Module 3 Latches and Flip-Flops Implemented by using signals in always statements with edge-triggered