Thanks to... Composing and synchronizing real-time components through virtual platforms in vehicular systems
|
|
- Silas Jackson
- 5 years ago
- Views:
Transcription
1 Thanks to... Composing and synchronizing real-time components through virtual platforms in vehicular systems Promotor and co-promotor: Prof. Johan J. Lukkien Dr. Reinder J. Bril Martijn van den Heuvel System Architecture and Networking (SAN) Department of Mathematics and Computer Science Eindhoven University of Technology The Netherlands Technical support: Dr. Mike Holenderski Dr. Erik J. Luit Dr. Richard Verhoeven Research collaboration (MDH): Dr. Moris Behnam Prof. Thomas Nolte Various M.Sc. students and postgraduates. / 32 2 / 32 An automotive example An automotive example: electronic stability program (ESP) Why this growth of electronic parts? 3 / 32 Chip Design Magazine (Jan. 2005) Increasing number of applications; Extensive networking between them. 4 / 32
2 An automotive example: electronic stability program (ESP) An automotive example: IVDC advances beyond ESP... Adding suspension control and software-based vehicle state estimation: Increasing number of applications, for example: ABS, TCS, ESP; Extensive networking between them. 5 / 32 An automotive example: deployment of IVDC advances τ τ2 6 / 32 Experimental setup: 4X Local controllers for active suspension; X Global IVDC and supervisory control. Component composition on central ECU Supervisory control Demo: IVDC with active suspension 4X Local controllers for steering, braking, suspension; Front and rear IVDC; X Global IVDC state estimation and supervisory control. Local controllers B. Bonsen, R. Mansvelders, and E. Vermeer. Integrated vehicle dynamics control using state dependent riccati equations. In AVEC, Aug IVDC τ τ2 Our contribution: Virtualization techniques applied to a central node: Component composition on central ECU RTOS+middleware Supervisory + IVDC Legend: Supervisory control τ τ2 Hardware (CPU: 200 MHz) Network Task Virtual processor Virtual network bus Send or receive messages 7 / 32 IVDC τ τ2 RTOS+middleware Legend: Hardware (CPU: 200 MHz) Network (Semi-)independent developed components by various partners! Task Virtual processor Virtual network bus Send or receive messages Synchronization between independently developed components. 8 / 32
3 Demo: active suspension on Demo: active suspension off 9 / 32 Demo: active suspension on 0 / 32 Hierarchical composition of s for vehicular systems Component composition on central ECU Supervisory control τ τ2 τ τ2 RTOS+middleware Hardware (CPU: 200 MHz) Network Legend: Global Scheduler IVDC Task Virtual processor Virtual network bus Send or receive messages Component 0 Component R Component n R2 component: server, set of tasks and (task) server or virtual processor: a CPU budget allocated each period Tasks, located in arbitrary components, may share resources i.e. deal with and global priority inversion! / 32 2 / 32
4 Resource sharing across components: a closer look Add a resource arbiter to each, i.e., at the task level and at the component level. Tasks may request: Access to shared memory: shared buffers; memory-mapped devices. Component 0 R Global Scheduler Component... R2 Component n 2 Operating-system services: in-kernel: short non-preemptive critical sections; device drivers and other services: mutually exclusive between users. 3 Global limited-preemptive access to the processor: reduce cache misses; less pipeline flushes. 3 / 32 Component Interface Ωs Virtual platform of Cs Other components interfaces Other virtual platforms Independent development and Transparent synchronization protocols for compositional real-time systems. IEEE TII, 8(2): , May 202. M. M. H. P. van den Heuvel, M. Behnam, R. J. Bril, J. J. Lukkien, and T. Nolte. Opaque analysis for resource sharing in compositional real-time systems. In CRTS, pages 3 0, Nov. 20. M. M. H. P. van den Heuvel, M. Behnam, R. J. Bril, J. J. Lukkien, and T. Nolte. Optimal and fast composition of resource-sharing components in hierarchical real-time systems. In RTCSA, Aug Dependable resource sharing for compositional real-time systems. In RTCSA, pages 53 63, Aug / 32 Independent development and integration of components A programmer s perspective: Independent development and resources are shared between tasks, not between components. Transparent synchronization protocols for compositional real-time systems. IEEE TII, 8(2): , May tasks claim and protect their resources; Question from integrator to programmer: Component Interface Ωs Other components interfaces Is the resource or global to a component? Don t know, don t care! Virtual platform of Cs Other virtual platforms Postpone binding of SRP primitives until component integration. P. López Martinez, L. Barros, and J. Drake. Scheduling configuration of real-time component-based applications. In Reliable Softw. Technology - Ada-Europe, volume 606 of LNCS, pages Springer, 200. Transparent synchronization protocols for compositional real-time systems. IEEE TII, 8(2): , May / 32 6 / 32
5 Independent timing analysis of components Independent development and Interface of a component: period P s ; guaranteed budget Q s within each period; Component Interface Ωs Other components interfaces Virtual platform of Cs Other virtual platforms M. M. H. P. van den Heuvel, M. Behnam, R. J. Bril, J. J. Lukkien, and T. Nolte. Opaque analysis for resource sharing in compositional real-time systems. In CRTS, pages 3 0, Nov. 20. M. M. H. P. van den Heuvel, M. Behnam, R. J. Bril, J. J. Lukkien, and T. Nolte. Optimal and fast composition of resource-sharing components in hierarchical real-time systems. In RTCSA, Aug set of RHTs {X sl } which defines X s = max{x sl }. l Analytical perspective: incremental analysis: separate concerns of and global scheduling; 2 easier analysis: no timing details on global resource sharing; 3 avoid protocol-specific knowledge to compute Q s and {X sl }. Some analyses in literature do not support this independence! 7 / 32 8 / 32 The key idea Specify partial interfaces... The key idea Specify partial interfaces and merge them Interpretation C n may use one resource R l for at most X n,l time units supplied within period P n. Gained independence: Detect which resources are shared by others. Arbitrate shared resources by SRP; 9 / 32 Merge them at composition! 20 / 32
6 The key idea Prune dependencies at composition Gained independence: Detect which resources are shared by others. Add an arbiter for shared resources only Gained independence: Detect which resources are shared by others. Arbitrate shared resources by SRP; Merge just remaining candidates! 2 / / 32 Scheduling and containment of temporal faults Independent development and Temporal isolation stunned by overrun when a task unwinds: C C 2 Component Interface Ωs Other components interfaces Virtual platform of Cs Other virtual platforms C 3 t 0 t Legend: critical section normal execution budget arrival t e time Dependable resource sharing for compositional real-time systems. In RTCSA, pages 53 63, Aug. 20. No longer a guarantee for: overrun durations blocking durations 23 / / 32
7 Sources of unpredictable interferences Global effects of SRP-based arbitration: Confine temporal faults What if an interfering task exceeds its WCET? A solution to prevent an increase of resource-holding times: Disable preemptions. τ h s2l τ 2 τ 3 R l R l R l rc sl time resource ceiling (rc sl): highest priority of any () task sharing resource R l What if a task exceeds its critical-section length? NO solution to prevent an increase of resource-holding times. To protect independent components: Extend SRP with enforced blocking durations. RHT It is now similar to the protected Immediate-PCP in: What if task τ exceeds its WCET? What if a task (τ 2 or τ 3 ) exceeds its critical-section length? 25 / 32 D. de Niz, L. Abeni, S. Saewong, and R. Rajkumar. Resource sharing in reservation-based systems. In RTSS, pages 7 80, / 32 Scheduling of resource-sharing components Independent development and Budget depletion during a critical section can lead to excessive blocking times: P s P s Q s P s B s Q s Q s Component Interface Ωs Other components interfaces Solutions: Virtual platform of Cs Other virtual platforms M. M. H. P. van den Heuvel, R. J. Bril, J. J. Lukkien, and T. Nolte. Performance evaluation of analysis methods for arbitrating nonpreemptive resource access in compositional real-time systems. In VtRES, Sep React upon budget depletion by allowing budget overruns. Overrun with payback (OWP): the consumed overrun is subtracted from the next budget; 2 Overrun without payback (ONP): no penalty for overrun. Prevent budget depletion by checking the remaining budget. SIRAP: insert idle time during task execution; 2 BROE: delay budget supply. 27 / / 32
8 Timing analysis of resource-sharing components BROE SIRAP IONP ONP IOWP OWP δ BROE SIRAP IONP ONP IOWP OWP 0. δ N = 5 components BROE SIRAP IONP ONP IOWP OWP Number of components (N) Implicit deadlines (α = ). BROE SIRAP IONP ONP IOWP OWP Number of components (N) Implicit deadlines (α = ). 0 0 N = 5 components Ratio of feasible systems Ratio of feasible systems Ratio of feasible systems synthetic periodic tasks: 8 tasks/component; tasks generated by UUnifast with total utilization of ; random task deadline constraints: [WCETi + α(pi WCETi ); Pi ]; short non-preemptive critical section. Ratio of feasible systems Timing analysis of resource-sharing components 29 / 32 SIRAP: no independent analysis of components, i.e., detailed task-level analysis of global resource sharing. ONP: enables independent analysis of SIRAP, but weak performance. BROE: weaker composition rules than SIRAP. 30 / / 32 Questions? Independent development and 2 Independent timing analysis of 3 Scheduling components and Component Interface Ωs Other components interfaces Virtual platform of Cs Other virtual platforms Current and future challenges: Mixed criticality: 2 deal with uncertain timing specs of tasks; graceful degrade functions by enabling/disabling optional ones. Let s pass the remote... Industrial standards: timing augmented descriptions of components. 3 / 32
Hierarchical Real-Time Scheduling and Synchronization
Mälardalen University Press Licentiate Thesis No.94 Hierarchical Real-Time Scheduling and Synchronization Moris Behnam October 2008 School of Innovation, Design and Engineering Mälardalen University Västerås,
More informationExtending RTAI Linux with Fixed-Priority Scheduling with Deferred Preemption
Extending RTAI Linux with Fixed-Priority Scheduling with Deferred Preemption Mark Bergsma, Mike Holenderski, Reinder J. Bril, Johan J. Lukkien System Architecture and Networking Department of Mathematics
More informationImplementation of Overrun and Skipping in VxWorks
Implementation of Overrun and Skipping in VxWorks Mikael Åsberg, Moris Behnam and Thomas Nolte MRTC/Mälardalen University Sweden Reinder J. Bril Technische Universiteit Eindhoven The Netherlands 1 Overview
More informationMultiprocessor Synchronization and Hierarchical Scheduling
Multiprocessor Synchronization and Hierarchical Scheduling Farhang Nemati, Moris Behnam, Thomas Nolte Mälardalen Real-Time Research Centre P.O. Box 883, SE-721 23 Västerås, Sweden farhang.nemati@mdh.se
More informationGeneral Terms Algorithms, Performance, Reliability. Keywords Real-time systems, hierarchical scheduling, resource sharing, operating systems.
Adaptive Resource Synchronization In Hierarchical Real-Time Systems Tom Springer, Steffen Peter, and Tony Givargis Center for Embedded Computer Systems University of California, Irvine, USA {tspringe,
More informationAUTOSAR Extensions for Predictable Task Synchronization in Multi- Core ECUs
11AE-0089 AUTOSAR Extensions for Predictable Task Synchronization in Multi- Core ECUs Copyright 2011 SAE International Karthik Lakshmanan, Gaurav Bhatia, Ragunathan (Raj) Rajkumar Carnegie Mellon University
More informationAn implementation of the flexible spin-lock model in ERIKA Enterprise on a multi-core platform
An implementation of the flexible spin-lock model in ERIKA Enterprise on a multi-core platform Sara Afshar 1, Maikel P.W. Verwielen 2, Paolo Gai 3, Moris Behnam 1, Reinder J. Bril 1,2 1 Mälardalen University,
More informationGrasp: Tracing, Visualizing and Measuring the Behavior of Real-Time Systems
Grasp: Tracing, Visualizing and Measuring the Behavior of Real-Time Systems Mike Holenderski, Martijn M.H.P. van den Heuvel, Reinder J. Bril and Johan J. Lukkien Department of Mathematics and Computer
More informationReal-Time & Feedback Control. Moris Behnam
Real-Time & Feedback Control Moris Behnam Outline Introduction Feedback control Real-time and control systems Using control theories in real-time scheduling Introduction Control systems constitute an important
More informationTowards Partitioned Hierarchical Real-Time Scheduling on Multi-core Processors
Towards Partitioned Hierarchical Real-Time Scheduling on Multi-core Processors Mikael Åsberg Mälardalen Real-Time Research Center Mälardalen University Västerås, Sweden mikael.asberg@mdh.se Thomas Nolte
More informationAn Evaluation of the Dynamic and Static Multiprocessor Priority Ceiling Protocol and the Multiprocessor Stack Resource Policy in an SMP System
An Evaluation of the Dynamic and Static Multiprocessor Priority Ceiling Protocol and the Multiprocessor Stack Resource Policy in an SMP System Jim Ras and Albert Mo Kim Cheng Outline Handling shared resources
More informationOptimal Priority and Threshold Assignment for Fixed-priority Preemption Threshold Scheduling
Optimal Priority and Threshold Assignment for Fixed-priority Preemption Threshold Scheduling Leo Hatvani Technische Universiteit Eindhoven (TU/e) The Netherlands l.hatvani@tue.nl Sara Afshar Mälardalen
More informationEnsuring Schedulability of Spacecraft Flight Software
Ensuring Schedulability of Spacecraft Flight Software Flight Software Workshop 7-9 November 2012 Marek Prochazka & Jorge Lopez Trescastro European Space Agency OUTLINE Introduction Current approach to
More informationSIRAP: A Synchronization Protocol for Hierarchical Resource Sharing in Real-Time Open Systems
SIRAP: A Synchronization Protocol for Hierarchical Resource Sharing in Real-Time Open Systems Moris Behnam, Insik Shin, Thomas Nolte, Mikael Nolin Mälardalen Real-Time Research Centre (MRTC) Västerås,
More informationReal-Time Architectures 2003/2004. Resource Reservation. Description. Resource reservation. Reinder J. Bril
Real-Time Architectures 2003/2004 Resource reservation Reinder J. Bril 03-05-2004 1 Resource Reservation Description Example Application domains Some issues Concluding remark 2 Description Resource reservation
More informationDynamic Resource Allocation for Priority Processing
Dynamic Resource Allocation for Priority Processing Master Project Martijn van den Heuvel m.m.h.p.v.d.heuvel@student.tue.nl Systems Architecture and Networking (SAN) Department of Mathematics and Computer
More informationResource Sharing among Prioritized Real-Time Applications on Multiprocessors
Resource Sharing among Prioritized Real-Time Applications on Multiprocessors Sara Afshar, Nima Khalilzad, Farhang Nemati, Thomas Nolte Email: sara.afshar@mdh.se MRTC, Mälardalen University, Sweden ABSTRACT
More informationPartitioning and Interface Synthesis in Hierarchical Multiprocessor Real-Time Systems
Partitioning and Interface Synthesis in Hierarchical Multiprocessor Real-Time Systems Alessandro Biondi Scuola Superiore Sant Anna Pisa, Italy alessandro.biondi@sssup.it Giorgio Buttazzo Scuola Superiore
More informationMicrokernel/OS and Real-Time Scheduling
Chapter 12 Microkernel/OS and Real-Time Scheduling Hongwei Zhang http://www.cs.wayne.edu/~hzhang/ Ack.: this lecture is prepared in part based on slides of Lee, Sangiovanni-Vincentelli, Seshia. Outline
More informationPartitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions
Partitioned Fixed-Priority Scheduling of Parallel Tasks Without Preemptions *, Alessandro Biondi *, Geoffrey Nelissen, and Giorgio Buttazzo * * ReTiS Lab, Scuola Superiore Sant Anna, Pisa, Italy CISTER,
More informationCapita Selecta: Software engineering for automotive systems
Capita Selecta: Software engineering for automotive systems Objective Architecture Description Languages: o Students understand the purpose of an ADL. o Students can use a specific ADL for automotive systems.
More informationDynamic Resource Allocation for Priority Processing
Dynamic Resource Allocation for Priority Processing Master Project Martijn van den Heuvel m.m.h.p.v.d.heuvel@student.tue.nl Systems Architecture and Networking (SAN) Department of Mathematics and Computer
More informationNon-Preemptive Access to Shared Resources in Hierarchical Real-Time Systems
Non-Preemptive Access to Shared Resources in Hierarchical Real-Time Systems Marko Bertogna, Fabio Checconi, Dario Faggioli November 4, 2008 Abstract This paper presents a new strategy to arbitrate the
More informationVerification of Real-Time Systems Resource Sharing
Verification of Real-Time Systems Resource Sharing Jan Reineke Advanced Lecture, Summer 2015 Resource Sharing So far, we have assumed sets of independent tasks. However, tasks may share resources to communicate
More informationARTIST-Relevant Research from Linköping
ARTIST-Relevant Research from Linköping Department of Computer and Information Science (IDA) Linköping University http://www.ida.liu.se/~eslab/ 1 Outline Communication-Intensive Real-Time Systems Timing
More informationMATLAB Expo Simulation Based Automotive Communication Design using MATLAB- SimEvent. Sudhakaran M Anand H General Motors
MATLAB Expo 2013 Simulation Based Automotive Communication Design using MATLAB- SimEvent Sudhakaran M Anand H General Motors 1 Agenda Introduction Different Analysis Methods Analytical vs. Simulation Approach
More informationCS370: System Architecture & Software [Fall 2014] Dept. Of Computer Science, Colorado State University
Frequently asked questions from the previous class survey CS 370: SYSTEM ARCHITECTURE & SOFTWARE [CPU SCHEDULING] Shrideep Pallickara Computer Science Colorado State University OpenMP compiler directives
More informationAUTOMATIC FUNCTIONALITY ASSIGNMENT TO AUTOSAR MULTICORE DISTRIBUTED ARCHITECTURES
AUTOMATIC FUNCTIONALITY ASSIGNMENT TO AUTOSAR MULTICORE DISTRIBUTED ARCHITECTURES Florin Maticu, Paul Pop Technical University of Denmark (DTU) Axbrink Christian, Islam Mafijul Volvo Group Trucks Technology,
More informationMultiprocessor Real-Time Locking Protocols: from Homogeneous to Heterogeneous
Multiprocessor Real-Time Locking Protocols: from Homogeneous to Heterogeneous Kecheng Yang Department of Computer Science, University of North Carolina at Chapel Hill Abstract In this project, we focus
More informationEfficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip
ASP-DAC 2010 20 Jan 2010 Session 6C Efficient Throughput-Guarantees for Latency-Sensitive Networks-On-Chip Jonas Diemer, Rolf Ernst TU Braunschweig, Germany diemer@ida.ing.tu-bs.de Michael Kauschke Intel,
More informationAperiodic Servers (Issues)
Aperiodic Servers (Issues) Interference Causes more interference than simple periodic tasks Increased context switching Cache interference Accounting Context switch time Again, possibly more context switches
More informationECE519 Advanced Operating Systems
IT 540 Operating Systems ECE519 Advanced Operating Systems Prof. Dr. Hasan Hüseyin BALIK (10 th Week) (Advanced) Operating Systems 10. Multiprocessor, Multicore and Real-Time Scheduling 10. Outline Multiprocessor
More informationDepartment of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW
Department of Computer Science Institute for System Architecture, Operating Systems Group REAL-TIME MICHAEL ROITZSCH OVERVIEW 2 SO FAR talked about in-kernel building blocks: threads memory IPC drivers
More informationSubject Name: OPERATING SYSTEMS. Subject Code: 10EC65. Prepared By: Kala H S and Remya R. Department: ECE. Date:
Subject Name: OPERATING SYSTEMS Subject Code: 10EC65 Prepared By: Kala H S and Remya R Department: ECE Date: Unit 7 SCHEDULING TOPICS TO BE COVERED Preliminaries Non-preemptive scheduling policies Preemptive
More informationMultiprocessor and Real-Time Scheduling. Chapter 10
Multiprocessor and Real-Time Scheduling Chapter 10 1 Roadmap Multiprocessor Scheduling Real-Time Scheduling Linux Scheduling Unix SVR4 Scheduling Windows Scheduling Classifications of Multiprocessor Systems
More informationDesign and Analysis of Time-Critical Systems Introduction
Design and Analysis of Time-Critical Systems Introduction Jan Reineke @ saarland university ACACES Summer School 2017 Fiuggi, Italy computer science Structure of this Course 2. How are they implemented?
More informationFrequently asked questions from the previous class survey
CS 370: OPERATING SYSTEMS [CPU SCHEDULING] Shrideep Pallickara Computer Science Colorado State University L15.1 Frequently asked questions from the previous class survey Could we record burst times in
More informationEmbedded Software Programming
Embedded Software Programming Computer Science & Engineering Department Arizona State University Tempe, AZ 85287 Dr. Yann-Hang Lee yhlee@asu.edu (480) 727-7507 Event and Time-Driven Threads taskspawn (name,
More informationPROBABILISTIC SCHEDULING MICHAEL ROITZSCH
Faculty of Computer Science Institute of Systems Architecture, Operating Systems Group PROBABILISTIC SCHEDULING MICHAEL ROITZSCH DESKTOP REAL-TIME 2 PROBLEM worst case execution time (WCET) largely exceeds
More informationA Server-based Approach for Predictable GPU Access Control
A Server-based Approach for Predictable GPU Access Control Hyoseung Kim * Pratyush Patel Shige Wang Raj Rajkumar * University of California, Riverside Carnegie Mellon University General Motors R&D Benefits
More informationDesigning Predictable Real-Time and Embedded Systems
Designing Predictable Real-Time and Embedded Systems Juniorprofessor Dr. Jian-Jia Chen Karlsruhe Institute of Technology (KIT), Germany 0 KIT Feb. University 27-29, 2012 of at thetu-berlin, State of Baden-Wuerttemberg
More informationReal-Time Mixed-Criticality Wormhole Networks
eal-time Mixed-Criticality Wormhole Networks Leandro Soares Indrusiak eal-time Systems Group Department of Computer Science University of York United Kingdom eal-time Systems Group 1 Outline Wormhole Networks
More informationProbabilistic Worst-Case Response-Time Analysis for the Controller Area Network
Probabilistic Worst-Case Response-Time Analysis for the Controller Area Network Thomas Nolte, Hans Hansson, and Christer Norström Mälardalen Real-Time Research Centre Department of Computer Engineering
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Edward A. Lee & Sanjit Seshia UC Berkeley EECS Spring 008 Copyright 008, Edward A. Lee & Sanjit Seshia, All rights reserved Lecture 0: Scheduling Anomalies Source This
More informationReal-Time (Paradigms) (47)
Real-Time (Paradigms) (47) Memory: Memory Access Protocols Tasks competing for exclusive memory access (critical sections, semaphores) become interdependent, a common phenomenon especially in distributed
More informationImproving Real-Time Performance on Multicore Platforms Using MemGuard
Improving Real-Time Performance on Multicore Platforms Using MemGuard Heechul Yun University of Kansas 2335 Irving hill Rd, Lawrence, KS heechul@ittc.ku.edu Abstract In this paper, we present a case-study
More informationScheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures
Scheduling Multi-Periodic Mixed-Criticality DAGs on Multi-Core Architectures Roberto MEDINA Etienne BORDE Laurent PAUTET December 13, 2018 1/28 Outline Research Context Problem Statement Scheduling MC-DAGs
More informationScheduling of Parallel Real-time DAG Tasks on Multiprocessor Systems
Scheduling of Parallel Real-time DAG Tasks on Multiprocessor Systems Laurent George ESIEE Paris Journée du groupe de travail OVSTR - 23 mai 2016 Université Paris-Est, LRT Team at LIGM 1/53 CONTEXT: REAL-TIME
More informationNon-Blocking Write Protocol NBW:
Non-Blocking Write Protocol NBW: A Solution to a Real-Time Synchronization Problem By: Hermann Kopetz and Johannes Reisinger Presented By: Jonathan Labin March 8 th 2005 Classic Mutual Exclusion Scenario
More informationDesign of Real-Time Software
Design of Real-Time Software Introduction Reinder J. Bril Technische Universiteit Eindhoven Department of Mathematics and Computer Science System Architecture and Networking Group P.O. Box 513, 5600 MB
More informationMultiprocessor and Real- Time Scheduling. Chapter 10
Multiprocessor and Real- Time Scheduling Chapter 10 Classifications of Multiprocessor Loosely coupled multiprocessor each processor has its own memory and I/O channels Functionally specialized processors
More informationImplementation Synthesis of Embedded Software under Operating Systems Supporting the Hybrid Scheduling Model
Implementation Synthesis of Embedded Software under Operating Systems Supporting the Hybrid Scheduling Model Zhigang Gao 1, Zhaohui Wu 1, and Hong Li 1 1 College of Computer Science, Zhejiang University
More informationReal Time Operating Systems and Middleware
Real Time Operating Systems and Middleware Introduction to Real-Time Systems Luca Abeni abeni@disi.unitn.it Credits: Luigi Palopoli, Giuseppe Lipari, Marco Di Natale, and Giorgio Buttazzo Scuola Superiore
More informationCS4514 Real Time Scheduling
CS4514 Real Time Scheduling Jose M. Garrido Fall 2015 Department of Computer Science 1 Periodic Tasks Typical real-time application has many tasks that need to be executed periodically Reading sensor data
More informationRun-Time Component Integration and Reuse in Cyber-Physical Systems
Run-Time Component Integration and Reuse in Cyber-Physical Systems Rafia Inam, Jukka Mäki-Turja, Mikael Sjödin, Jiří Kunčar Mälardalen Real-Time Research Centre Västerås, Sweden Email: rafia.inam@mdh.se
More informationUniprocessor Scheduling. Basic Concepts Scheduling Criteria Scheduling Algorithms. Three level scheduling
Uniprocessor Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Three level scheduling 2 1 Types of Scheduling 3 Long- and Medium-Term Schedulers Long-term scheduler Determines which programs
More informationConcurrent & Distributed Systems Supervision Exercises
Concurrent & Distributed Systems Supervision Exercises Stephen Kell Stephen.Kell@cl.cam.ac.uk November 9, 2009 These exercises are intended to cover all the main points of understanding in the lecture
More informationMixed-Criticality Systems based on a CAN Router with Support for Fault Isolation and Selective Fault-Tolerance
IFAC 2014 Mixed-Criticality Systems based on a Router with Support for Fault Isolation and Selective Fault-Tolerance Roland Kammerer 1, Roman Obermaisser², Mino Sharkhawy 1 1 Vienna University of Technology,
More informationReal-Time Component Software. slide credits: H. Kopetz, P. Puschner
Real-Time Component Software slide credits: H. Kopetz, P. Puschner Overview OS services Task Structure Task Interaction Input/Output Error Detection 2 Operating System and Middleware Application Software
More informationtrend: embedded systems Composable Timing and Energy in CompSOC trend: multiple applications on one device problem: design time 3 composability
Eindhoven University of Technology This research is supported by EU grants T-CTEST, Cobra and NL grant NEST. Parts of the platform were developed in COMCAS, Scalopes, TSA, NEVA,
More informationOperating Systems : Overview
Operating Systems : Overview Bina Ramamurthy CSE421 8/29/2006 B.Ramamurthy 1 Topics for discussion What will you learn in this course? (goals) What is an Operating System (OS)? Evolution of OS Important
More informationHandling Challenges of Multi-Core Technology in Automotive Software Engineering
Model Based Development Tools for Embedded Multi-Core Systems Handling Challenges of Multi-Core Technology in Automotive Software Engineering VECTOR INDIA CONFERENCE 2017 Timing-Architects Embedded Systems
More informationConstructing and Verifying Cyber Physical Systems
Constructing and Verifying Cyber Physical Systems Mixed Criticality Scheduling and Real-Time Operating Systems Marcus Völp Overview Introduction Mathematical Foundations (Differential Equations and Laplace
More informationReal-Time Cache Management for Multi-Core Virtualization
Real-Time Cache Management for Multi-Core Virtualization Hyoseung Kim 1,2 Raj Rajkumar 2 1 University of Riverside, California 2 Carnegie Mellon University Benefits of Multi-Core Processors Consolidation
More informationComparative evaluation of limited preemptive methods
Comparative evaluation of limited preemptive methods Gang Yao, Giorgio Buttazzo and Marko Bertogna Scuola Superiore Sant Anna, Pisa, Italy, {g.yao, g.buttazzo, m.bertogna}@sssup.it Abstract Schedulability
More information4. Hardware Platform: Real-Time Requirements
4. Hardware Platform: Real-Time Requirements Contents: 4.1 Evolution of Microprocessor Architecture 4.2 Performance-Increasing Concepts 4.3 Influences on System Architecture 4.4 A Real-Time Hardware Architecture
More informationScheduling Algorithm and Analysis
Scheduling Algorithm and Analysis Model and Cyclic Scheduling (Module 27) Yann-Hang Lee Arizona State University yhlee@asu.edu (480) 727-7507 Summer 2014 Task Scheduling Schedule: to determine which task
More informationDesign and Implementation of CAN Frame Bit Disturbance based on CAN IP Core
Design and Implementation of CA Frame Bit Disturbance based on CA IP Core Anyu Cheng a, Xiaofeng Meng b, Bingyang Chen c, Dawei Sun d School of Automation, Chongqing University of Posts and Telecommunications,
More informationThe Multi-Resource Server for Predictable Execution on Multi-core Platforms
The Multi-Resource Server for Predictable Execution on Multi-core Platforms Rafia Inam, Nesredin Mahmud, Moris Behnam, Thomas Nolte, Mikael Sjödin Mälardalen Real-Time Research Centre, Mälardalen University,
More informationEECS 571 Principles of Real-Time Embedded Systems. Lecture Note #10: More on Scheduling and Introduction of Real-Time OS
EECS 571 Principles of Real-Time Embedded Systems Lecture Note #10: More on Scheduling and Introduction of Real-Time OS Kang G. Shin EECS Department University of Michigan Mode Changes Changes in mission
More informationA Practical Message ID Assignment Policy for Controller Area Network that Maximizes Extensibility
A Practical Message ID Assignment Policy for Controller Area Network that Maximizes Extensibility Florian Pölzlbauer * Robert I. Davis Iain Bate COMET K2 Competence Center - Initiated by the Federal Ministry
More informationWhat s An OS? Cyclic Executive. Interrupts. Advantages Simple implementation Low overhead Very predictable
What s An OS? Provides environment for executing programs Process abstraction for multitasking/concurrency scheduling Hardware abstraction layer (device drivers) File systems Communication Do we need an
More informationIT 540 Operating Systems ECE519 Advanced Operating Systems
IT 540 Operating Systems ECE519 Advanced Operating Systems Prof. Dr. Hasan Hüseyin BALIK (5 th Week) (Advanced) Operating Systems 5. Concurrency: Mutual Exclusion and Synchronization 5. Outline Principles
More informationCPU Scheduling. The scheduling problem: When do we make decision? - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s)
1/32 CPU Scheduling The scheduling problem: - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s) When do we make decision? 2/32 CPU Scheduling Scheduling decisions may take
More informationReservation-Based Scheduling for IRQ Threads
Reservation-Based Scheduling for IRQ Threads Luca Abeni, Nicola Manica, Luigi Palopoli luca.abeni@unitn.it, nicola.manica@gmail.com, palopoli@dit.unitn.it University of Trento, Trento - Italy Reservation-Based
More informationEfficient Event-Triggered Tasks in an RTOS
Efficient Event-Triggered Tasks in an RTOS Kaj Hänninen 1,2, John Lundbäck 2, Kurt-Lennart Lundbäck 2, Jukka Mäki-Turja 1, Mikael Nolin 1 1 Mälardalen Real-Time Research Centre, Västerås Sweden 2 Arcticus-Systems,
More informationCompositional Analysis for the Multi-Resource Server *
Compositional Analysis for the Multi-Resource Server * Rafia Inam, Moris Behnam, Thomas Nolte, Mikael Sjödin Management and Operations of Complex Systems (MOCS), Ericsson AB, Sweden rafia.inam@ericsson.com
More information6x86 PROCESSOR Superscalar, Superpipelined, Sixth-generation, x86 Compatible CPU
1-6x86 PROCESSOR Superscalar, Superpipelined, Sixth-generation, x86 Compatible CPU Product Overview Introduction 1. ARCHITECTURE OVERVIEW The Cyrix 6x86 CPU is a leader in the sixth generation of high
More informationTMS320C64x EDMA Architecture
Application Report SPRA994 March 2004 TMS320C64x EDMA Architecture Jeffrey Ward Jamon Bowen TMS320C6000 Architecture ABSTRACT The enhanced DMA (EDMA) controller of the TMS320C64x device is a highly efficient
More informationReal-Time Systems Resource Access Protocols
Real-Time Systems Resource Access Protocols WS 2016/17 Problems: Priority Inversion Assumptions: Jobs use resources in a mutually exclusive manner Preemptive priority-driven scheduling Fixed task priorities
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Sanjit A. Seshia UC Berkeley EECS 9/9A Fall 0 008-0: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved. Chapter : Operating Systems, Microkernels,
More informationUsing Fixed Priority Pre-emptive Scheduling in Real-Time Systems
Int. J. of Computers, Communications & Control, ISSN 1841-9836, E-ISSN 1841-9844 Vol. VI (2011), No. 1 (March), pp. 187-195 Using Fixed Priority Pre-emptive Scheduling in Real-Time Systems D. Zmaranda,
More informationECE519 Advanced Operating Systems
IT 540 Operating Systems ECE519 Advanced Operating Systems Prof. Dr. Hasan Hüseyin BALIK (6 th Week) (Advanced) Operating Systems 6. Concurrency: Deadlock and Starvation 6. Outline Principles of Deadlock
More informationFrom Temporal Partitioning and Temporal Placement to Algorithmic Skeletons
From Temporal Partitioning and Temporal Placement to Algorithmic Skeletons Florian Dittmann, Franz J. Rammig Heinz Nixdorf Institute University of Paderborn, Germany Motivation Making reconfigurable computing
More informationTaking the Right Turn with Safe and Modular Solutions for the Automotive Industry
Taking the Right Turn with Safe and Modular Solutions for the Automotive Industry A Time-Triggered Middleware for Safety- Critical Automotive Applications Ayhan Mehmet, Maximilian Rosenblattl, Wilfried
More informationOPERATING SYSTEMS. Systems with Multi-programming. CS 3502 Spring Chapter 4
OPERATING SYSTEMS CS 3502 Spring 2018 Systems with Multi-programming Chapter 4 Multiprogramming - Review An operating system can support several processes in memory. While one process receives service
More informationConcepts of Distributed Systems 2006/2007
Concepts of Distributed Systems 2006/2007 Introduction & overview Johan Lukkien 1 Introduction & overview Communication Distributed OS & Processes Synchronization Security Consistency & replication Programme
More informationTiming Analysis on Complex Real-Time Automotive Multicore Architectures
2 nd Workshop on Mapping Applications to MPSoCs St. Goar, June 2009 Timing Analysis on Complex Real-Time Automotive Multicore Architectures Mircea Negrean Simon Schliecker Rolf Ernst Technische Universität
More informationA Capacity Sharing and Stealing Strategy for Open Real-time Systems
A Capacity Sharing and Stealing Strategy for Open Real-time Systems Luís Nogueira, Luís Miguel Pinho CISTER Research Centre School of Engineering of the Polytechnic Institute of Porto (ISEP/IPP) Rua Dr.
More informationCPU Scheduling. The scheduling problem: When do we make decision? - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s)
CPU Scheduling The scheduling problem: - Have K jobs ready to run - Have N 1 CPUs - Which jobs to assign to which CPU(s) When do we make decision? 1 / 31 CPU Scheduling new admitted interrupt exit terminated
More informationCSc33200: Operating Systems, CS-CCNY, Fall 2003 Jinzhong Niu December 10, Review
CSc33200: Operating Systems, CS-CCNY, Fall 2003 Jinzhong Niu December 10, 2003 Review 1 Overview 1.1 The definition, objectives and evolution of operating system An operating system exploits and manages
More informationDynamic Voltage Scaling of Periodic and Aperiodic Tasks in Priority-Driven Systems Λ
Dynamic Voltage Scaling of Periodic and Aperiodic Tasks in Priority-Driven Systems Λ Dongkun Shin Jihong Kim School of CSE School of CSE Seoul National University Seoul National University Seoul, Korea
More informationWMC. MPSoCs for Mixed-Criticality Systems: Challenges and Opportunities. Mohamed Hassan
WMC MPSoCs for Mixed-Criticality Systems: Challenges and Opportunities Mohamed Hassan 1 IBM s Acorn Smart Phones Automotive 1943 1989 2010s 1981 2000s Now-Near Colossus NEC s UltaLite Wearables IoT/Smart
More informationAlexandre Esper, Geoffrey Nelissen, Vincent Nélis, Eduardo Tovar
Alexandre Esper, Geoffrey Nelissen, Vincent Nélis, Eduardo Tovar Current status MC model gradually gaining in sophistication Current status MC model gradually gaining in sophistication Issue Safety-related
More informationOperating System Review Part
Operating System Review Part CMSC 602 Operating Systems Ju Wang, 2003 Fall Virginia Commonwealth University Review Outline Definition Memory Management Objective Paging Scheme Virtual Memory System and
More informationControl systems are becoming increasingly
How Does Control Timing Affect Performance? Analysis and Simulation of Timing Using Jitterbug and TrueTime Control systems are becoming increasingly complex from both the control and computer science perspectives.
More informationContext. Giorgio Buttazzo. Scuola Superiore Sant Anna. Embedded systems are becoming more complex every day: more functions. higher performance
Giorgio uttazzo g.buttazzo@sssup.it Scuola Superiore Sant nna Context Embedded systems are becoming more complex every day: more functions higher performance higher efficiency new hardware platforms 2
More informationNon-uniform memory access machine or (NUMA) is a system where the memory access time to any region of memory is not the same for all processors.
CS 320 Ch. 17 Parallel Processing Multiple Processor Organization The author makes the statement: "Processors execute programs by executing machine instructions in a sequence one at a time." He also says
More informationContext. Hardware Performance. Increasing complexity. Software Complexity. And the Result is. Embedded systems are becoming more complex every day:
Context Embedded systems are becoming more complex every day: Giorgio uttazzo g.buttazzo@sssup.it more functions higher performance higher efficiency Scuola Superiore Sant nna new hardware s Increasing
More informationOperating-System Structures
Operating-System Structures System Components Operating System Services System Calls System Programs System Structure Virtual Machines System Design and Implementation System Generation 3.1 Sana a University,
More information