IEEE-STD-1658 DAC STANDARDS WORKING COMMITTEE. Hittite Corporation Colorado Springs, Colorado

Size: px
Start display at page:

Download "IEEE-STD-1658 DAC STANDARDS WORKING COMMITTEE. Hittite Corporation Colorado Springs, Colorado"

Transcription

1 IEEE-STD-1658 DAC STANDARDS WORKING COMMITTEE Hittite Corporation Colorado Springs, Colorado 23 February 2010, 13:00 17:00 24 February 2010, 09:00 17:00 Attendees: Steve Tilden Sol Max Tom Linnenbrink, Jerry Blair Fang Xu Niclas Bjorsell Eulalia Balestrieri Luca De Vito LTX-Credence Corporation, Chair LTX-Credence Corporation, Secretary Hittite, TC-10 Chair Retired, Draft Editor Polytope Solutions on Webex on Webex University of Gävle, Gävle, Sweden on Webex University of Sannio, Italy on Webex University of Sannio, Italy on Webex The assignments from the previous meeting on December 15-17, 2009 are listed below; Task # Clause Editor Reviewer Description Tom Fang Intermodulation Distortion, Glitches, 1/f noise 2 Annex A Pasquale et al Fang / Sol DAC Architectures Jerry Pasquale Dynamic Gain and Offset Jerry Sol Address comments on static testing 5 13 Sol Jerry Step response review Niclas Steve Channel Matching Sol Sergio Dynamic Range 8 6,8,14,16 Sol Review all Pasquale et al Review all and 15 Jerry Review all Steve Review all Fang Review all 13 8 Niclas Review all 14 7,17 Tom Review all The meeting started at 1:00 PM. The draft of the standard was edited and changes accepted, beginning with sections 1-5 and several of the changes follow. Jerry agreed to fix the denominator of Equation 39 which currently appears as; 1 of 6

2 and replace it with; The Figure A3 referenced near Figure 5 should be Figure 6 Figure 5 currently has poor text; This should be repaired to look like; 2 of 6

3 It was recommended that the text be modified so that references to Figure 4 (shown below) are explicit concerning which DAC is being referenced the overall DAC, or the internal DAC. Figure 4 Block Diagram of DAC and Interpolator that is used to describe DAC Dynamic Response. If K = 1, the DAC operates as a zero order DAC The definition currently reads; ideal code bin width (Q): The ideal full-scale output range divided by the total number of code bins. This should be changed to be DAC oriented. Perhaps; ideal code step (Q): The ideal full-scale output range (FSR) divided by the total number of codes. The term digitizer should. In general, be changed to waveform recorder It was noted that Figure 15, a should be changed from; 3 of 6

4 This seems to be some kind of weirdness in the software, because Figure 15a now looks fine and does not exhibit the phenomenon noted in the comment. Figure 16 should be changed to make the filter optional. Sections 5.5 and seem to have a style problem that needs to be resolved. Section 8 needs some editing by Sol Max Section 9.3 (Dynamic gain and offset) should be changed to Dynamic gain. It was felt that any dynamic offset effects were beyond the scope of the standard. The meeting now resumed on February 24th at 9:00 AM There was a long extended discussion on frequency response. It was recognized that some of the text in the draft uses terms like impulse response and frequency response in ambiguous ways. It was recommended that the term defect response in the discussion of the DAC in the document DAC Frequency Responses should be changed to analog filter response 4 of 6

5 Sol Max will draft an annex which will identify the expected spectrum and time-domain signals in a DAC. Jerry will unambiguously define the terms in the standard so that it is clear if we are talking about numbers, or analog responses. Section 13.3 is currently called Slew rate. It should be changed to Slew rate limit. The work on the draft standard now shifted to the document generated by Solomon Max, which is identified in the private page of the web site as; Reviewed and modified sections 6, 8, 14, and 16 done by Solomon Max.doc 27- January-2010 The section on dc-crosstalk was reworded (Section 14) It was recommended that the figure shown below be modified; to the figure shown below. 5 of 6

6 Sol Max will modify the section on digital crosstalk (14.1.3) to fit more standard definitions. The current description is shown below Digital Crosstalk measurement Digital crosstalk refers to the glitch impulse transferred to the output of one DAC channel in response to a full-scale code change in the input register of another DAC channel. It is measured in standalone mode. The area of the glitch is calculated using a time integral of the glitch impulse and is expressed in units of V- s. Unless otherwise specified, the glitch is measured by monitoring the output of the channel under test while it is programmed to a nominally zero output. Other DACs in the device are exercised with code transitions. The output of the DAC is digitized by a waveform recorder and the output in the time domain is examined for glitches. The area of the glitch is calculated using a time integral of the glitch impulse and is expressed in units of V-s. The assignments should be implemented after Jerry Blair generates a new version of the standard with the latest changes incorporated, and the section numbers brought up to date. The assignments for the next meeting (in Austin Texas in May) are shown below; Task # Clause Editor Reviewer Description 1 Annex Sol Jerry Frequency response review 2 8 Sol Jerry Edit Niclas Steve Channel Matching 4 13 and 15 Jerry Review all 5 8 Niclas Review all 6 7,17 Tom Review all 6 of 6

Minutes of TC-10 Meeting of 22 March 2017 in Denver, Colorado

Minutes of TC-10 Meeting of 22 March 2017 in Denver, Colorado Minutes of TC-10 Meeting of 22 March 2017 in Denver, Colorado Attendance: Steve Jerry Blair Tom Linnenbrink Sergio Rapuano (by Web) Bill Boyer Nick Paulter Donald Larson (by Web) Dennis Lia (by Web) Consulting

More information

Hello, and welcome to the Texas Instruments Precision DAC overview of DC specifications of DACs. In this presentation we will briefly cover the

Hello, and welcome to the Texas Instruments Precision DAC overview of DC specifications of DACs. In this presentation we will briefly cover the Hello, and welcome to the Texas Instruments Precision DAC overview of DC specifications of DACs. In this presentation we will briefly cover the properties of the ideal DAC and several other important DC

More information

Document Number: HITSP 08 N 378 Date: December 17, 2008 Report from the HITSP Education, Communication and Outreach (HITSP-ECO) Committee

Document Number: HITSP 08 N 378 Date: December 17, 2008 Report from the HITSP Education, Communication and Outreach (HITSP-ECO) Committee 0 Document Number: HITSP 08 N 378 Date: December 17, 2008 Report from the HITSP Education, Communication and Outreach (HITSP-ECO) Committee Co-Chairs: Walter G. Suarez, MD, Institute for HIPAA/HIT Education

More information

To: Membership of X3T10 From: R. Reisch/R. Roberts Subject: Minutes of X3T10 MMC II Working Group - May 6 and 7, 1997

To: Membership of X3T10 From: R. Reisch/R. Roberts Subject: Minutes of X3T10 MMC II Working Group - May 6 and 7, 1997 Accredited Standards Committee * X3, Information Processing Systems Doc. No. X3T10/97-190R0 Date: May 8, 1997 Project: X3T10-1228D Ref. Doc.: X3T10/94-057 Reply to: R. Roberts To: Membership of X3T10 From:

More information

Tim moves to accept, Chris Z seconds. No objections or comments.

Tim moves to accept, Chris Z seconds. No objections or comments. Minutes for PKCS 11 TC weekly concall 5-Feb-2014 1 Opening remarks (co-chairs) 2 Roll call taken by Bob Griffin. Quorum achieved. 3 Review / approval of the agenda Proposed Agenda: 1 Opening remarks (co-chairs)

More information

August 14, T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol. Revision 1 changes:

August 14, T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol. Revision 1 changes: August 14, 2000 4420 ArrowsWest Drive Colorado Springs, CO 80907 To: From: Subj: T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol Revision 1 changes:

More information

September 11, T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol. Revision 3 changes:

September 11, T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Expander Communication Protocol. Revision 3 changes: September 11, 2000 4420 ArrowsWest Drive Colorado Springs, CO 80907 To: From: Subj: T10 Technical Committee John Lohmeyer, LSI Logic Principal Member of T10 Revision 3 changes: 1. Required the initiator

More information

ISO/IEC JTC 1/SC 32 N 2602

ISO/IEC JTC 1/SC 32 N 2602 ISO/IEC JTC 1/SC 32 N 2602 Date: 2015-01-31 REPLACES: ISO/IEC JTC 1/SC 32 Data Management and Interchange Secretariat: United States of America (ANSI) Administered by Farance Inc. on behalf of ANSI DOCUMENT

More information

IEEE P802.3cm 400G over MMF Task Force Agenda & General Information

IEEE P802.3cm 400G over MMF Task Force Agenda & General Information IEEE P802.3cm 400G over MMF Task Force Agenda & General Information Robert Lingle Jr, OFS Chair, IEEE 802.3 Interim, January 17-18, 2019 Long Beach, CA USA Agenda Welcome / Introductions Approval of Agenda

More information

IEEE P1564 Voltage Sag Indices Task Force Meeting

IEEE P1564 Voltage Sag Indices Task Force Meeting IEEE P1564 Voltage Sag Indices Task Force Meeting Dan Sabin Electrotek Concepts, Inc. d.sabin@ieee.org January14, 2013 Memphis, Tennessee, USA IEEE P1564 Task Force Meeting Agenda Introductions Patent

More information

I have been out of town the past two weeks and four of the last five weeks, but I am mostly in town for the month of August.

I have been out of town the past two weeks and four of the last five weeks, but I am mostly in town for the month of August. Minutes from the meeting of July 22, 2002 - by Cliff Cummings Conference call information - courtesy of David Smith & Synopsys: The following information is for use in connecting to the list committee

More information

ISO/IEC JTC 1/SC 32/WG2 N1792

ISO/IEC JTC 1/SC 32/WG2 N1792 ISO/IEC JTC 1/SC 3/WG N179 Date: 013-05-9 REPLACES: ISO/IEC JTC 1/SC 3 Data Management and Interchange Secretariat: United States America (ANSI) Administered by Farance Inc. on behalf ANSI DOCUMENT TYPE

More information

Standard Framework for IEEE-STD-1241 in MATLAB

Standard Framework for IEEE-STD-1241 in MATLAB IEEE Instrumentation and Measurement Technology Conference Budapest, Hungary, May 21 23, 2001 Standard Framework for IEEE-STD-1241 in MATLAB János Márkus and István Kollár Department of Measurement and

More information

Aligning Standards to Maximize Bluetooth Market

Aligning Standards to Maximize Bluetooth Market Aligning Standards to Maximize Bluetooth Market Tom Siep Member Group Technical Staff Texas Instruments Bluetooth is a trademark Telefonaktiebolaget L M Ericsson, Sweden 1 Overview Specification Versus

More information

Monitoring the Life Expectancy of Compact Discs

Monitoring the Life Expectancy of Compact Discs Monitoring the Life Expectancy of Compact Discs Basil Manns Preservation Directorate Library of Congress Washington, DC 20540-4560 bman@loc.gov +1-202-707-8345 fax: +1-202-707-6449 Abstract: This report

More information

The EFM-Copper Deadlock

The EFM-Copper Deadlock The EFM-Copper Deadlock IEEE802.3ah Edinburgh, 20-22 May 2002. Edinburgh, May 2002 Page 1 Supporters Michael Beck, Alcatel Massimo Sorbara, GlobespanVirata Tariq Haddad, Zarlink John Cioffi, Stanford University

More information

IEEE P PQDIF Task Force Web Meeting

IEEE P PQDIF Task Force Web Meeting IEEE P1159.3 PQDIF Task Force Web Meeting Chair: Daniel Sabin Electrotek Concepts, Inc. d.sabin@ieee.org January 12, 2015 Garden Grove, California, USA Meeting Agenda Patent Notice Task Force Overview

More information

The Formation of The NELAC Institute

The Formation of The NELAC Institute The Formation of The NELAC Institute We re not in Kansas anymore Now at length I have the happiness to know that it is indeed a rising, not a setting sun. Benjamin Franklin, 1789 Judith Duncan, August

More information

AutoCAD Utility Design: Bending the Rules. Dan Leighton Principal Consultant DL Consulting

AutoCAD Utility Design: Bending the Rules. Dan Leighton Principal Consultant DL Consulting AutoCAD Utility Design: Bending the Rules Dan Leighton Principal Consultant DL Consulting Summary The new generation of AutoCAD Utility Design introduced rules-driven model-based design to the utility

More information

MINUTES CERTIFICATION COMMITTEE

MINUTES CERTIFICATION COMMITTEE MINUTES CERTIFICATION COMMITTEE January 28, 2017 Voting Members Visitors Rich Rose Chair Billy Austin Cameron Labunski Vice Chair John Harrod Mark Bettin Member Ross Montgomery David Eldridge Member Keith

More information

Jan-Henrik Tiedemann IEC Community Manager. SESKO-IEC Training Workshop Helsinki, September 2017 INTERNATIONAL ELECTROTECHNICAL COMMISSION

Jan-Henrik Tiedemann IEC Community Manager. SESKO-IEC Training Workshop Helsinki, September 2017 INTERNATIONAL ELECTROTECHNICAL COMMISSION Jan-Henrik Tiedemann IEC Community Manager SESKO-IEC Training Workshop Helsinki, September 2017 INTERNATIONAL ELECTROTECHNICAL COMMISSION Keys to success Workflows and communication Rules and sources of

More information

ISO/IEC JTC 1/SC 32 N 2334

ISO/IEC JTC 1/SC 32 N 2334 ISO/IEC JTC 1/SC 32 N 2334 Date: 2013-03-20 REPLACES: ISO/IEC JTC 1/SC 32 Data Management and Interchange Secretariat: United States of America (ANSI) Administered by Farance Inc. on behalf of ANSI DOCUMENT

More information

Alisdair Menzies Editing Manager. IEC Academy Geneva INTERNATIONAL ELECTROTECHNICAL COMMISSION

Alisdair Menzies Editing Manager. IEC Academy Geneva  INTERNATIONAL ELECTROTECHNICAL COMMISSION Alisdair Menzies Editing Manager IEC Academy Geneva www.iec.ch/academy INTERNATIONAL ELECTROTECHNICAL COMMISSION Keys to success Workflows and communication Rules and sources of information A few essential

More information

CIRCUIT DESIGN. is published monthly by: UP Media Group Inc Powers Ferry Road, Ste. 600 Atlanta, GA Tel (678) Fax (678)

CIRCUIT DESIGN. is published monthly by: UP Media Group Inc Powers Ferry Road, Ste. 600 Atlanta, GA Tel (678) Fax (678) P R I N T E D CIRCUIT DESIGN is published monthly by: UP Media Group Inc. 2018 Powers Ferry Road, Ste. 600 Atlanta, GA 30339 Tel (678) 589-8800 Fax (678) 589-8850 All material published in this file and

More information

LWA DRX C Language Simulation Report - v0.1

LWA DRX C Language Simulation Report - v0.1 LWA DRX C Language Simulation Report - v0.1 Johnathan York (ARL:UT) February 1, 2008 1 Introduction This document contains a short report on the Long Wavelength Array (LWA) Digital Receiver (DRX) C simulator

More information

EE 435. Lecture 27. Data Converters. INL of DAC and ADC Differential Nonlinearity Spectral Performance

EE 435. Lecture 27. Data Converters. INL of DAC and ADC Differential Nonlinearity Spectral Performance EE 435 Lecture 27 Data Converters INL of DAC and ADC Differential Nonlinearity Spectral Performance . Review from last lecture. Data Converter Architectures Many more data converter architectures have

More information

IAF Information Document (draft)

IAF Information Document (draft) International Accreditation Forum, Inc. IAF Information Document (draft) Information on the Transition of Management System Accreditation to ISO/IEC 17021:2010 from ISO/IEC 17021:2006 (IAF ID?:2010) The

More information

University of New Hampshire InterOperability Laboratory Ethernet Consortium

University of New Hampshire InterOperability Laboratory Ethernet Consortium University of New Hampshire Ethernet Consortium As of July 2 nd, 2001 the Ethernet Consortium Clause # 28 Auto Negotiation State Machine Base Page Exchange Conformance Test Suite version 4.0.3 has been

More information

Closing Chief Editor s Report P802.3cg draft 1.0

Closing Chief Editor s Report P802.3cg draft 1.0 Closing Chief Editor s Report P802.3cg draft 1.0 Valerie Maguire IEEE P802.3cg, Chief Editor January 24, 2018 Geneva, Switzerland Page 1 Draft 1.0 Comment Review Summary 372 (TBD) comments reviewed and

More information

45. Management Data Input/Output (MDIO) Interface

45. Management Data Input/Output (MDIO) Interface Draft Amendment to IEEE Std. 0. January, 00 0. Management Data Input/Output (MDIO) Interface Editor's notes: To be removed prior to final publication.. This clause contains all modifications to clause

More information

PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking

PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking PC104P-16AO20 20-Channel 16-Bit High-Speed Analog Output PC104-Plus Board With 440,000 Samples per Second per Channel, and Simultaneous Clocking Features Include: 20 Precision High-Speed Analog Output

More information

USB-2527 Specifications

USB-2527 Specifications Specifications Document Revision 1.4, February, 2010 Copyright 2010, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design.

More information

BIAS TC Meeting Minutes Meeting #52 October 12, Cathy called the meeting to order at 10:05 am. John Mayer Splain agreed to take notes.

BIAS TC Meeting Minutes Meeting #52 October 12, Cathy called the meeting to order at 10:05 am. John Mayer Splain agreed to take notes. BIAS TC Meeting Minutes Meeting #52 October 12, 2010 1. Administrative Issues 1.1 Call to order Cathy called the meeting to order at 10:05 am. John Mayer Splain agreed to take notes. 1.2 Membership, attendance,

More information

NGEAB-T Use Case ad hoc February 6, 2015

NGEAB-T Use Case ad hoc February 6, 2015 NGEAB-T Use Case ad hoc February 6, 2015 Chris DiMinico MC Communications/Panduit cdiminico@ieee.org 1 Agenda Agenda February 6, 2015 (1)Review patent policy (2) Review contributions NGEAB-T Use Case Ad

More information

PCIe-20AO8C500K. 20-Bit 8-Output 500KSPS Precision Wideband. PCI Express Short-Card Analog Output Module

PCIe-20AO8C500K. 20-Bit 8-Output 500KSPS Precision Wideband. PCI Express Short-Card Analog Output Module PCIe-20AO8C500K 20-Bit 8-Output 500KSPS Precision Wideband PCI Express Short-Card Analog Output Module Features Include: Eight Single-ended or 3-Wire Differential 20-Bit analog output channels. Simultaneous

More information

IEEE P PQDIF Task Force Web Meeting

IEEE P PQDIF Task Force Web Meeting IEEE P1159.3 PQDIF Task Force Web Meeting Chair: Daniel Sabin Electrotek Concepts, Inc. d.sabin@ieee.org July 27, 2015 Denver, Colorado, USA Meeting Overview Overview of IEEE P1159.3 Revision Project Approval

More information

Static Integral Nonlinearity Modeling and

Static Integral Nonlinearity Modeling and Static Integral Nonlinearity Modeling and 1 Calibration of Measured and Synthetic Pipeline Analog-Digital Converters Samer Medawar, Boris Murmann, Peter Händel, Niclas Björsell, Magnus Jansson Abstract

More information

Project Plan: TNI Standard Implementation

Project Plan: TNI Standard Implementation Project Plan: TNI Standard Document: ProjectPlan-NewTNIStandard-11-28-10-v11 # (Include of Review and Action Items) 1 02/12/10 2 01/27/10 QAM Template Subcommittee QS Expert Committee QAM Template Update

More information

The main objective is to respond to an increasing need for coordination since there is a close relationship among multiple ISO security standards proj

The main objective is to respond to an increasing need for coordination since there is a close relationship among multiple ISO security standards proj TMB 42/2014(REV1) June 2014 STRATEGIC AND POLICY ISSUES Agenda item 5.5 STRATEGIC ISSUES RELATED TO STRUCTURES Items for decision. 1. Task force on the security sector Items for information 2. SAG-E report

More information

Midterm I (Solutions) CS164, Spring 2002

Midterm I (Solutions) CS164, Spring 2002 Midterm I (Solutions) CS164, Spring 2002 February 28, 2002 Please read all instructions (including these) carefully. There are 9 pages in this exam and 5 questions, each with multiple parts. Some questions

More information

IEEE P1564 Voltage Sag Indices Task Force Meeting

IEEE P1564 Voltage Sag Indices Task Force Meeting 100 Va Vb Vc Voltage (%) 50 0-50 -100-2 0 2 4 6 8 10 12 Time (c) IEEE P1564 Voltage Sag Indices Task Force Meeting Daniel Sabin Electrotek Concepts, Inc. d.sabin@ieee.org 23 July 2013 Vancouver, British

More information

Proposal for Parallel SCSI: Domain Validation

Proposal for Parallel SCSI: Domain Validation T10/98-176r21 Proposal for Parallel SCSI: Domain Validation To: T10 Technical committee From: Jim McGrath Quantum Corporation 500 McCarthy Boulevard Milpitas, CA USA 95035 Phone: 408-894-4504 Fax: 408-952-3620

More information

Formats and Processing Committee Report

Formats and Processing Committee Report Formats and Processing Committee Report N. Maurice Greene Committee Chairman Introduction The Formats and Processing session had too many items to cover in the allotted 8:30 am 12:30 pm time slot. The

More information

EE 435. Lecture 27. Data Converters. INL of ADC Differential Nonlinearity Spectral Performance

EE 435. Lecture 27. Data Converters. INL of ADC Differential Nonlinearity Spectral Performance EE 435 Lecture 27 Data Converters INL of ADC Differential Nonlinearity Spectral Performance . Review from last lecture. Integral Nonlinearity (DAC) Nonideal DAC INL often expressed in LSB INL = X k INL=

More information

ISO/IEC INTERNATIONAL STANDARD. Identification cards Recording technique Part 7: Magnetic stripe High coercivity, high density

ISO/IEC INTERNATIONAL STANDARD. Identification cards Recording technique Part 7: Magnetic stripe High coercivity, high density INTERNATIONAL STANDARD ISO/IEC 7811-7 First edition 2004-07-15 Identification cards Recording technique Part 7: Magnetic stripe High coercivity, high density Cartes d'identification Technique d'enregistrement

More information

Please configure project comments

Please configure project comments Cl 127 SC 127.2.6.1.4 P 81 L 19 # 1 Cl 125 SC 125.2.2 P 61 L 53 # 4 Maguire, Valerie Siemon It appears that the link to 36.2.4.4 at the end of line 19 is formatted incorrectly and may be broken. (My apologies

More information

Specification for TRAN Layer Services

Specification for TRAN Layer Services Specification for TRAN Layer Services Version 1.0 November 3, 1995 Sponsored by: Architecture Working Group of the 1394 Trade Association Approved for Release by: 1394 Trade Association Steering Committee

More information

40 AND 100 GIGABIT ETHERNET TESTING SERVICE

40 AND 100 GIGABIT ETHERNET TESTING SERVICE 40 AND 100 GIGABIT ETHERNET TESTING SERVICE Clause 95 100GBASE-SR4 PMD Test Plan Version 1.1 Technical Document Last Updated: January 23, 2018 40 and 100 Gigabit Ethernet Testing Service 21 Madbury Road,

More information

In the previous lecture, we examined how to analyse a FSM using state table, state diagram and waveforms. In this lecture we will learn how to design

In the previous lecture, we examined how to analyse a FSM using state table, state diagram and waveforms. In this lecture we will learn how to design 1 In the previous lecture, we examined how to analyse a FSM using state table, state diagram and waveforms. In this lecture we will learn how to design a fininte state machine in order to produce the desired

More information

In the previous lecture, we examined how to analyse a FSM using state table, state diagram and waveforms. In this lecture we will learn how to design

In the previous lecture, we examined how to analyse a FSM using state table, state diagram and waveforms. In this lecture we will learn how to design In the previous lecture, we examined how to analyse a FSM using state table, state diagram and waveforms. In this lecture we will learn how to design a fininte state machine in order to produce the desired

More information

CDI DriveCore Series. Features \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

CDI DriveCore Series. Features \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ CDI DriveCore Series Features \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\ DriveCore Technology Crown s proprietary DriveCore technology eliminates hundreds

More information

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement Todd Westerhoff (SiSoft) Mike Steinberger (SiSoft) Walter Katz (SiSoft) Barry Katz (SiSoft) Adge Hawes (IBM) Kent

More information

Inter American Accreditation Cooperation. IAAC Transition from ISO/IEC 17011:2004 to ISO/IEC 17011:2017

Inter American Accreditation Cooperation. IAAC Transition from ISO/IEC 17011:2004 to ISO/IEC 17011:2017 IAAC Transition from ISO/IEC 17011:2004 to ISO/IEC 17011:2017 CLASSIFICATION This document is classified as an IAAC Mandatory Document. AUTHORIZATION Issue Nº: 01 Prepared by: MLA Committee Date: March

More information

Minutes of T11.1 HIPPI Ad Hoc Working Group. June 6-7, 2000 Boise, Idaho

Minutes of T11.1 HIPPI Ad Hoc Working Group. June 6-7, 2000 Boise, Idaho Minutes of T11.1 HIPPI Ad Hoc Working Group June 6-7, 2000 Boise, Idaho 1.0 Opening remarks and introductions The T11.1 Chairman, Roger Ronald of Power Micro Research, opened this meeting at 1 PM and thanked

More information

Intelligent Transportation Society of California RFQ for Website Development Services

Intelligent Transportation Society of California RFQ for Website Development Services Intelligent Transportation Society of California RFQ for Website Development Services Release Date: April 20, 2018 Responses Due: May 11, 2018 Contents 1. Background...2 Objective...2 2. Scope of Services

More information

PC104P66-16HSDI4AO4:

PC104P66-16HSDI4AO4: PMC66-16HSDI4AO4 16-Bit, 8-Channel, 1-MSPS PMC Analog Input/Output Board With Four Simultaneously Sampled Sigma-Delta Analog Inputs, and Four Buffered Analog Outputs, Available also in PCI, cpci and PC104-Plus

More information

ANSI Homeland Security Standards Panel (ANSI-HSSP) Open Forum for Standards Developers

ANSI Homeland Security Standards Panel (ANSI-HSSP) Open Forum for Standards Developers ANSI Homeland Security Standards Panel (ANSI-HSSP) Presented by Dan Bart Co-Char, ANSI-HSSP 1 Overview Will address the following ANSI-HSSP items: Rationale Mission Structure Selected accomplishments Looking

More information

Evaluation of the European SDSL Test Loop Insertion Losses

Evaluation of the European SDSL Test Loop Insertion Losses ETSI STC TM6 TD 18 1(5) Project: Title: SDSL Evaluation of the European SDSL Test Loop Insertion Losses Source: Authors: Contact: FTW Gernot Schmid, Tomas Nordström Tomas Nordström Forschungszentrum Telekommunikation

More information

ISO/IEC JTC 1/SC 32 N 2432

ISO/IEC JTC 1/SC 32 N 2432 ISO/IEC JTC 1/SC 32 N 2432 Date: 2013-10-24 REPLACES: ISO/IEC JTC 1/SC 32 Data Management and Interchange Secretariat: United States of America (ANSI) Administered by Farance Inc. on behalf of ANSI DOCUMENT

More information

AS/NZS ISO 19157:2015

AS/NZS ISO 19157:2015 AS/NZS ISO 19157:2015 (ISO 19157:2013, IDT) Australian/New Zealand Standard Geographic information Data quality Superseding AS/NZS ISO 19113:2004, AS/NZS ISO 19114:2005, and AS/NZS ISO 19138:2008 AS/NZS

More information

Advanced Jitter Analysis with Real-Time Oscilloscopes

Advanced Jitter Analysis with Real-Time Oscilloscopes with Real-Time Oscilloscopes August 10, 2016 Min-Jie Chong Product Manager Agenda Review of Jitter Decomposition Assumptions and Limitations Spectral vs. Tail Fit Method with Crosstalk Removal Tool Scope

More information

ISO/IEC JTC 1/SC 40/WG 1

ISO/IEC JTC 1/SC 40/WG 1 ISO/IEC JTC 1/SC 40/WG 1 N 33 ISO/IEC JTC 1/SC 40/WG 1 Governance of InformationTechnology Convenorship: BSI (United Kingdom) Document type: Title: Status: Liaison Organization Contribution Mapping OASIS

More information

Professional Development Standing Committee (PDSC)

Professional Development Standing Committee (PDSC) Professional Development Standing Committee (PDSC) MINUTES NOVEMBER 7, 2014 10:00AM-1:00PM MELBOURNE 1-122 MEETING CALLED BY TYPE OF MEETING FACILITATOR NOTE TAKER GUEST ATTENDEES MINUTES APPROVAL Committee

More information

cpci6u64-20aof16c500kr

cpci6u64-20aof16c500kr cpci6u64-20aof16c500kr 20-Bit 16-Output 500KSPS Precision Wideband cpci 6U Analog Output Board With 8th-Order reconstruction output filters Features Include: 16 Single-ended or optional 3-Wire Differential

More information

What's Wrong with Lifehacker? of effort is not the reason for bad design, but rather a misunderstanding of what is useable.

What's Wrong with Lifehacker? of effort is not the reason for bad design, but rather a misunderstanding of what is useable. What's Wrong with Lifehacker? Having a website that is both functional and usable is a key aspect in keeping visitors on any site, so why are there so many sites with bad designs on the web? For many of

More information

PC104P-16AIO Bit Analog Input/Output PC104-Plus Board

PC104P-16AIO Bit Analog Input/Output PC104-Plus Board PC104P-16AIO168 16-Bit Analog Input/Output PC104-Plus Board With 16 Input Channels and 8 Output Channels (Similar GSC Product) Features Include: 16 Single-Ended or 8 Differential 16-Bit Scanned Analog

More information

ETHERNET. Clause 28 Auto-Negotiation State Machine Base Page Exchange Test Suite v5.9. Technical Document. Last Updated: January 4, :00AM

ETHERNET. Clause 28 Auto-Negotiation State Machine Base Page Exchange Test Suite v5.9. Technical Document. Last Updated: January 4, :00AM ETHERNET Clause 28 Auto-Negotiation State Machine Base Page Exchange Test Suite v5.9 Technical Document Last Updated: January 4, 2007 9:00AM University of New Hampshire 121 Technology Drive, Suite 2 Durham,

More information

ETHERNET. Clause 28 Auto-Negotiation State Machine Base Page Exchange Test Suite v5.5. Technical Document. Last Updated: July 22, :11PM

ETHERNET. Clause 28 Auto-Negotiation State Machine Base Page Exchange Test Suite v5.5. Technical Document. Last Updated: July 22, :11PM ETHERNET Clause 28 Auto-Negotiation State Machine Base Page Exchange Test Suite v5.5 Technical Document Last Updated: July 22, 2004 6:11PM Ethernet Consortium 121 Technology Drive, Suite 2 oratory Durham,

More information

10 GIGABIT ETHERNET. 10GBASE-T Physical Layer Interoperability Test Suite Version 1.0. Technical Document. Last Updated: October 3, :30 PM

10 GIGABIT ETHERNET. 10GBASE-T Physical Layer Interoperability Test Suite Version 1.0. Technical Document. Last Updated: October 3, :30 PM . 10 GIGABIT ETHERNET 10GBASE-T Physical Layer Interoperability Test Suite Version 1.0 Technical Document Last Updated: October 3, 2008 2:30 PM 10 Gigabit Ethernet Consortium 121 Technology Drive, Suite

More information

Recommended Practice for Software Requirements Specifications (IEEE)

Recommended Practice for Software Requirements Specifications (IEEE) Recommended Practice for Software Requirements Specifications (IEEE) Author: John Doe Revision: 29/Dec/11 Abstract: The content and qualities of a good software requirements specification (SRS) are described

More information

IEC ISO. Information technology Configuration of Customer Premises Cabling (CPC) for applications

IEC ISO. Information technology Configuration of Customer Premises Cabling (CPC) for applications This is a preview - click here to buy the full publication INTERNATIONAL ISO/IEC STANDARD 14709-1 First edition 1997-09-01 Information technology Configuration of Customer Premises Cabling (CPC) for applications

More information

Practical Importance of the FOUNDATION TM Fieldbus Interoperability Test System

Practical Importance of the FOUNDATION TM Fieldbus Interoperability Test System Stephen Mitschke Applications Engineer Fieldbus Foundation Practical Importance of the FOUNDATION TM Fieldbus Interoperability System Steve Vreeland Senior Software Engineer Fieldbus Inc. Austin, TX 78759

More information

IEEE GBASE-T Study Group Closing Plenary Meeting Report

IEEE GBASE-T Study Group Closing Plenary Meeting Report IEEE 802.3 10GBASE-T Study Group Closing Plenary Meeting Report San Francisco, CA July 24, 2003 Brad Booth, Chair bbooth@ieee.org Presentations AbuGhazaleh; Alien NEXT, IL Effect on Channel Capacity Bohbot;

More information

ATNP Configuration Control Board (CCB) Procedures Document

ATNP Configuration Control Board (CCB) Procedures Document -WP/66 15 March 1996 AERONAUTICAL TELECOMMUNICATION NETWORK PANEL CCB Standing Document ATNP Configuration Control Board (CCB) Edited by CCB Chair SUMMARY This document contains detailed procedures to

More information

Initial Simulation Results for AVB Synchronization Transported using IEEE 1588 Peer-to-Peer Transparent Clocks

Initial Simulation Results for AVB Synchronization Transported using IEEE 1588 Peer-to-Peer Transparent Clocks Initial Simulation Results for AVB Synchronization Transported using IEEE 1588 Peer-to-Peer Transparent Clocks Geoffrey M. Garner SAMSUNG Electronics (Consultant) IEEE 802.1 AVB TG IEEE 1588 2006.05.16

More information

The T13 Committee held and Ad Hoc Teleconference on September 19, 2003 at 9:00 am PDT.

The T13 Committee held and Ad Hoc Teleconference on September 19, 2003 at 9:00 am PDT. The T13 Committee held and Ad Hoc Teleconference on September 19, 2003 at 9:00 am PDT. The attendees were: Jim Hatfield (Seagate) Dan Colegrove (Hitachi GST) (Acting Secretary) John Masiewicz (Western

More information

P1547.X Standard Title, Scope and Purpose

P1547.X Standard Title, Scope and Purpose IEEE SCC21 1547 TM Series Standards Development P1547.X Working Group Meeting Date Date, 200X; City, State P1547.X Standard Title, Scope and Purpose Chairperson: Vice Chair: Secretary: 1 1547 Series of

More information

PMC-16AIO 16-Bit Analog Input/Output PMC Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port

PMC-16AIO 16-Bit Analog Input/Output PMC Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port PMC-16AIO 16-Bit Analog Input/Output PMC Board With 32 Input Channels, 4 Output Channels and 16-Bit Digital I/O Port Features Include: 32 Single-Ended or 16 Differential 16-Bit Scanned Analog Input Channels

More information

ENCM 369 Winter 2019 Lab 6 for the Week of February 25

ENCM 369 Winter 2019 Lab 6 for the Week of February 25 page of ENCM 369 Winter 29 Lab 6 for the Week of February 25 Steve Norman Department of Electrical & Computer Engineering University of Calgary February 29 Lab instructions and other documents for ENCM

More information

ETHERNET. Clause 28 Auto-Negotiation Next Page Exchange Test Suite v2.3. Technical Document. Last Updated: Friday, February 03, :22 AM

ETHERNET. Clause 28 Auto-Negotiation Next Page Exchange Test Suite v2.3. Technical Document. Last Updated: Friday, February 03, :22 AM ETHERNET Clause 28 Auto-Negotiation Next Page Exchange Test Suite v2.3 Technical Document Last Updated: Friday, February 03, 2006 11:22 AM University of New Hampshire 121 Technology Drive, Suite 2 Durham,

More information

Status of the ISO-STEP Initiative for CGNS-Based Fluid Dynamics Standard

Status of the ISO-STEP Initiative for CGNS-Based Fluid Dynamics Standard Status of the ISO-STEP Initiative for CGNS-Based Fluid Dynamics Standard Presented to the AIAA CGNS Subcommittee January 9, 2001 Raymond R. Senior Technical Fellow Boeing, Phantom Works St. Louis, MO (314)

More information

ISO/TC145-IEC/SC3C JWG 11 N 119

ISO/TC145-IEC/SC3C JWG 11 N 119 ISO/TC145-IEC/SC3C JWG 11 N 119 ISO ORGANISATION INTERNATIONALE DE NORMALISATION INTERNATIONAL ORGANIZATION FOR STANDARDIZATION IEC COMMISSION ÉLECTROTECHNIQUE INTERNATIONALE INTERNATIONAL ELECTROTECHNICAL

More information

When addressing VLSI design most books start from a welldefined

When addressing VLSI design most books start from a welldefined Objectives An ASIC application MSDAP Analyze the application requirement System level setting of an application Define operation mode Define signals and pins Top level model Write a specification When

More information

Revision of the EPB Overarching Standard EN15603 (future EN-ISO ) Annex A-B approach and expected time schedule

Revision of the EPB Overarching Standard EN15603 (future EN-ISO ) Annex A-B approach and expected time schedule Revision of the EPB Overarching Standard EN15603 (future EN-ISO 52000-1) Annex A-B approach and expected time schedule Jaap Hogeling Chair CEN TC 371 Program Committee on EPBD j.hogeling@isso.nl 5/21/2015

More information

IEC INTERNATIONAL ISO/IEC STANDARD ISO. Information technology Configuration of Customer Premises Cabling (CPC) for applications

IEC INTERNATIONAL ISO/IEC STANDARD ISO. Information technology Configuration of Customer Premises Cabling (CPC) for applications INTERNATIONAL ISO/IEC STANDARD 14709-1 First edition 1997-09-01 Information technology Configuration of Customer Premises Cabling (CPC) for applications Part 1: Integrated Services Digital Network (ISDN)

More information

Digital Imaging and Communications in Medicine (DICOM) Part 10: Media Storage and File Format for Media Interchange

Digital Imaging and Communications in Medicine (DICOM) Part 10: Media Storage and File Format for Media Interchange PS 3.10-2000 Digital Imaging and Communications in Medicine (DICOM) Part 10: Media Storage and File Format for Media Interchange Warning: This copyrighted electronic document is a final draft document,

More information

DAC EVALUATION INVENTORY AS A POTENTIAL KNOWLEDGE BUILDING TOOL. Submitted by Canada

DAC EVALUATION INVENTORY AS A POTENTIAL KNOWLEDGE BUILDING TOOL. Submitted by Canada DAC EVALUATION INVENTORY AS A POTENTIAL KNOWLEDGE BUILDING TOOL Submitted by Canada 31st Meeting 27-28 January 1999 1 DAC Evaluation Inventory and Knowledge Building: A Discussion Paper Introduction This

More information

Meeting Minutes Personnel Certification Governance Committee

Meeting Minutes Personnel Certification Governance Committee Meeting Minutes Personnel Certification Governance Committee November 6-7, 2012 JW Marriott Hotel New Orleans 614 Canal Street New Orleans, LA 70130 Administrative A meeting of the Personnel Certification

More information

PCI-12AIO 12-Bit Analog Input/Output PCI Board

PCI-12AIO 12-Bit Analog Input/Output PCI Board PCI-12AIO 12-Bit Analog Input/Output PCI Board With 32 Input Channels, 4 Output Channels, a 16-Bit Digital I/O Port and 1.5 MSPS Input Conversion Rate Features: 32 Single-Ended or 16 Differential 12-Bit

More information

Waveform and Timing Generator Description

Waveform and Timing Generator Description I. Abstract A PC-controlled Waveform and Timing Generator (WTG) Instrument was developed using the Opal Kelly XEM3001 PCB mated with an Optiphase custom adapter PCB. The WTG Instrument was developed to

More information

NISO STS (Standards Tag Suite) Steering Committee Decision Minutes for STS Draft Version 1.0

NISO STS (Standards Tag Suite) Steering Committee Decision Minutes for STS Draft Version 1.0 NISO STS (Standards Tag Suite) Steering Committee Decision Minutes for STS Draft Version 1.0 For NISO STS Steering Committee March 2016 March 08, 2016, 10:00 am - 11:00 am EST 1. Introduction...1 1.1.

More information

IEEE Standards Editorial Services. IEEE Transformers Committee Meeting Standards Development Process Review 15 October 2001

IEEE Standards Editorial Services. IEEE Transformers Committee Meeting Standards Development Process Review 15 October 2001 IEEE Standards Editorial Services IEEE Transformers Committee Meeting Standards Development Process Review 15 October 2001 Editorial services Role of the IEEE Standards Project Editor Electronic tools

More information

16-Channel 16-Bit Differential High-Speed PMC Analog Output Board

16-Channel 16-Bit Differential High-Speed PMC Analog Output Board 66-16AO16 16-Channel 16-Bit Differential High-Speed PMC Analog Output Board With 450,000 Samples per Second per Channel, and 66 MHz PCI Support Available in PMC, PCI, cpci and PC104-Plus and PCI Express

More information

Calibrating HART Transmitters. HCF_LIT-054, Revision 1.1

Calibrating HART Transmitters. HCF_LIT-054, Revision 1.1 Calibrating HART Transmitters HCF_LIT-054, Revision 1.1 Release Date: November 19, 2008 Date of Publication: November 19, 2008 Document Distribution / Maintenance Control / Document Approval To obtain

More information

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes

Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C PCI Express Electrical Performance and Compliance Software Release Notes Agilent N5393C Software Version 03.34 Released Date: 19 May 2014 File Name: SetupInfPCIExpress0334.exe Improved algorithm

More information

Indian Springs Residential Community

Indian Springs Residential Community Indian Springs Residential Community 3424 Paesanos Parkway, Suite 100 San Antonio, TX 78231 December 14, 2018 Dear Resident, It is with great pleasure that we welcome our new property management company,

More information

Thesis Template Guide

Thesis Template Guide Thesis Template Guide Office of Graduate and Professional Studies Texas A&M University Fall 2013 About the template This template is meant to help guide you in creating a thesis / dissertation for Texas

More information

WIPO ST.26: A Roadmap To The Future of Sequence Listing Compliance

WIPO ST.26: A Roadmap To The Future of Sequence Listing Compliance WIPO ST.26: A Roadmap To The Future of Sequence Listing Compliance Author: Katie Henderson, Harbor Consulting IP Services, Inc. A new Sequence Listing Compliance Standard ( ST.26 ) was conceptualized over

More information

Specifications USB-1616HS

Specifications USB-1616HS Document Revision 1.0, August, 2007 Copyright 2007, Measurement Computing Corporation Typical for 25 C unless otherwise specified. Specifications in italic text are guaranteed by design. Analog input A/D

More information

Reporting Device Nominal Form Factor (ATA8-ACS)

Reporting Device Nominal Form Factor (ATA8-ACS) Reporting Device Nominal Form Factor (ATA8-ACS) 24 October 2007 Revision 2 Proposal submitter: Wayne Bellamy 20555 S.H. 249 Houston, Texas 77070 281-514-5196 wayne.bellamy@hp.com Reporting Device Nominal

More information