融入 Python 生态的 Zynq 软硬件设计框架
|
|
|
- Joseph Harper
- 5 years ago
- Views:
Transcription
1 Python Productivity for Zynq 融入 Python 生态的 Zynq 软硬件设计框架 陆佳华 Xilinx 教育与创新生态高级经理
2 Python is increasingly the Language of Choice Top Programming Languages, IEEE Spectrum, July 18 July 17 Projected To date Python is listed as an embedded language for the first time Python is the fastest growing language: driven by data science, AI, ML and academia
3 PYNQ Python Productivity for Zynq Domain Experts Embedded software Engineers Targeting the data center artificial intelligence, machine learning, data science New users are not hardware designers, or embedded systems designers Hardware Engineers Enable more people to program Xilinx processing platforms, more productively
4 The Goal is Proliferation Modern projects have many, more software engineers Domain Experts, Software engineers How do we get them to use Xilinx devices? How can we let them experience Xilinx advantages? We must speak to them in their language' They do not use CAD tools Emb. software Engineers Hardware Engineers Is a framework for creating platforms that software engineers can use to experience the benefits of Xilinx silicon PYNQ enables rapid development for FPGA designers and embedded s/w engineers also
5 Productivity Languages & Hardware Overlays Zynq / Zynq UltraScale+ Users: Apps Programmers: Programmers(embedded): Device driver writers: Kernel developers: Embedded Applications Programmers Python C/C++ Overlays Small group of experts create APSoC overlays and C API/drivers Many more users build applications in C/Python
6 IPython Jupyter Notebooks to JupyterLab Notebooks IDE Code editor Terminal 2017 ACM Software System Award Jupyter Julia, Python, R Default engine of data science Taught to 1,000+ Berkeley students every semester 2+ million notebooks on GitHub Jupyter notebooks Visualization Next-gen browser IDE Includes Jupyter Notebooks
7 JupyterLab runs on Zynq and Zynq UltraScale+ Runs natively on ARM A9 and ARM A53 processors Performant on Zynq 32-bit ARM A9 at 650 MHz, 512MB DRAM, no GPU
8 PYNQ: Python productivity for Zynq Jupyter notebooks/lab, browser-based interface Jupyter web server IPython kernel Ubuntu-based Linux PS: ARM A53s PYNQ enables Jupyter on Zynq and ZU+ Hardware drivers wrapped in Python libraries Overlays/designs PL: ZU+ Fabric Optimized for developer productivity All the Linux libraries and drivers you expect Pre-built SD image Ubuntu/Debian ecosystem & community 110,000,000 Google hits
9 is a Framework Jupyter/ IPython matplotlib PYNQ notebooks numpy scikit-learn opencv Apps Python PYNQ libs Overlay dma XLNK APIs PL GPIO Interrupt MMIO libsds.so Linux kernel xdevcfg sysgpio uio devmem xlnk Drivers axi_intc FPGA User designs PYNQ overlays Bitstreams PYNQ IPs
10 PYNQ s Ubuntu-based Linux PYNQ uses Ubuntu s: Root file system (RFS) Package manager (apt-get) Repositories PYNQ bundles : Development tools Cross-compilers Latest Python packages Package Manager/ Repository Ubuntu/ Debian Packages Dev Tools Ubuntu Root File System Python Packages PYNQ s Ubuntu-based Linux Kernel, Bootloader PYNQ uses the PetaLinux build flow and board support package: Access to all Xilinx kernel patches Works with any Xilinx supported board Configured with additional drivers for PS-PL interfaces
11 Ubuntu-based Linux versus embedded Linux Ubuntu-based Linux Optimized for developer productivity All the Linux libraries and drivers you expect Pre-built SD card image Ubuntu/Debian ecosystem & community 145,000,000 Google hits Embedded Linux Optimized for deployment efficiency 3 orders of magnitude difference Selective Linux libraries and drivers Commonly delivered in flash memory on board PetaLinux ecosystem: 143,000 Google hits
12 PYNQ provides Linux drivers for PS-PL i/fs wrapped in Python libraries
13 The key of productivity is the Unified API Jupyter/ IPython matplotlib PYNQ notebooks numpy scikit-learn opencv Apps axi_gpio video dma pynq pynqmicroblaze Overlay audio logictools APIs PL MMIO GPIO XLNK Interrupt Linux kernel Drivers AXI-Lite AXI-HP FPGA IP cores
14 Loading a design into Zynq using PYNQ from pynq import Overlay resizer = Overlay(./resizer.bit ) PYNQ automatically configures many design parameters based on data parsed from hybrid library
15 Software-style packaging & distribution of designs Enabled by new hybrid libraries Download a design from GitHub with a single Python command: QNN, M. pip Blott et install IIoT, git+ C. Fritsch et al xdnn, A. Sirasao et al OpenCV, K. Denolf et al
16 Next steps: scaling across platforms and domains Avnet Ultra96
17 How Python helps, really a lot..
18 Ecosystem Advantage: there s a Library for that Standard Python comes with comprehensive libraries for common operations (web, regex, os, etc) In addition to this batteries included strategy, there is a massive external ecosystem CPython is written in C and most popular C/C++ frameworks have Python libraries
19 Base Python libraries used for all Use Case A Matlab like framework for numerical computing. 2D plotting library for static and interactive data visualizations Data wrangling for easy-to-use data ingestion, transformation, and export functions Acquire, Transform, Organize, Display
20 What is NumPy NumPy is the fundamental package for scientific computing with Python. It contains among other things: a powerful N-dimensional array object sophisticated (broadcasting) functions tools for integrating C/C++ and Fortran code useful linear algebra, Fourier transform NumPy can also be used as: An efficient multi-dimensional container of generic data. Arbitrary data-types can be defined. This allows NumPy to seamlessly and speedily integrate with a wide variety of databases.
21 How Numpy interacts with Programmable Logic? Array, Matrix Hard Real Time Offload CPU and OS Dedicated Accelerator Virtual memory Xlnk Physical memory Contiguous Array in DDR Memory Shared Object Physical memory A X I H P PL
22 Provide a Numpy Array (or Arrays) with collected data Or Pandas structure Your Job is done Customer can take from it
23 Connect other Python Libraries - Quick Prototyping Embedded Acceleration OVERLAYS RTL Acceleration
24 BIG DATA tools for BIG DATA devices BIG DATA device BIG DATA IDE JupyterLab MathWorks RFSoC opportunities Jupyterlab State-of-the-art BIG DATA analysis State-of-the-art BIG DATA interactive visualization Opportunities: ML and SDR Cognitive radio, etc
25 Edge-to-cloud co-design Common JupyterLab tooling at edge and cloud PYNQ enables ML experts and radio engineers to focus on their value-add Edge-to-cloud co-design trade-offs: Maximize on-chip processing Minimize edge-to-cloud data exchange Exploit scalability of cloud processing Aggregate intelligence between and across multiple edge nodes Co-optimize the above for best system performance
26 >> 27
27 New PYNQ-Z2 Board available now New PYNQ reference platform New stereo audio with on-board codec New Raspberry Pi connector Open source design Z2 manufactured in Taiwan by TUL Distributed globally by Premier Farnell Also Newegg in US $119 to everyone in US Academic discounts & donations available
28 PYNQ on other Boards
29 Efficient porting PYNQ to any Zynq-based platform 3 Target-specific PYNQ components Board-specific porting Common interfaces available for re-use 2 PYNQ Software Core (board independent) Pre-built images available Expected to take less than 1 day to port 1 PetaLinux build tools/bsp Available for any Xilinx-supported board; Instructions for building for custom boards available
30
31 New open source HLS book Reply pp4fpgas in wechat console
32 Adaptable. Intelligent. 赛灵思技术日 XILINX TECHNOLOGY DAY
Inference
Inference Architectures @Xilinx Graham Schelle, PhD Principal Engineer Xilinx Research Labs Xilinx Headlines!2 Twitch Chooses Xilinx to Enable its Broadcast-quality Livestream of esports Agenda Xilinx
DAC 2018 FPGA design contest
DAC 2018 FPGA design contest Naveen Purushotham, Xilinx Jingtong Hu, University of Pittsburgh Bei Yu, Chinese University of Hong Kong Xinyi Zhang, University of Pittsburgh Agenda Welcome DAC Contest Committee
A So%ware Developer's Journey into a Deeply Heterogeneous World. Tomas Evensen, CTO Embedded So%ware, Xilinx
A So%ware Developer's Journey into a Deeply Heterogeneous World Tomas Evensen, CTO Embedded So%ware, Xilinx Embedded Development: Then Simple single CPU Most code developed internally 10 s of thousands
Adaptable Intelligence The Next Computing Era
Adaptable Intelligence The Next Computing Era Hot Chips, August 21, 2018 Victor Peng, CEO, Xilinx Pervasive Intelligence from Cloud to Edge to Endpoints >> 1 Exponential Growth and Opportunities Data Explosion
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator FPGA Kongress München 2017 Martin Heimlicher Enclustra GmbH Agenda 2 What is Visual System Integrator? Introduction Platform
Copyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
PYNQ Radio Final Report Team Members: Harveen Kaur, Rajat Gupta, Rohit Kulkarni, Vishwesh Rege
1 ABSTRACT: PYNQ Radio Final Report Team Members: Harveen Kaur, Rajat Gupta, Rohit Kulkarni, Vishwesh Rege General purpose processors (commonly called CPUs) are employed in a number of applications from
借助 SDSoC 快速開發複雜的嵌入式應用
借助 SDSoC 快速開發複雜的嵌入式應用 May 2017 What Is C/C++ Development System-level Profiling SoC application-like programming Tools and IP for system-level profiling Specify C/C++ Functions for Acceleration Full System
An 80-core GRVI Phalanx Overlay on PYNQ-Z1:
An 80-core GRVI Phalanx Overlay on PYNQ-Z1: Pynq as a High Productivity Platform For FPGA Design and Exploration Jan Gray jan@fpga.org http://fpga.org/grvi-phalanx FCCM 2017 05/03/2017 Pynq Workshop My
Optimizing HW/SW Partition of a Complex Embedded Systems. Simon George November 2015.
Optimizing HW/SW Partition of a Complex Embedded Systems Simon George November 2015 Zynq-7000 All Programmable SoC HP ACP GP Page 2 Zynq UltraScale+ MPSoC Page 3 HW/SW Optimization Challenges application()
HEAD HardwarE Accelerated Deduplication
HEAD HardwarE Accelerated Deduplication Final Report CS710 Computing Acceleration with FPGA December 9, 2016 Insu Jang Seikwon Kim Seonyoung Lee Executive Summary A-Z development of deduplication SW version
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
Extending the Power of FPGAs to Software Developers:
Extending the Power of FPGAs to Software Developers: The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Group Page 1 Agenda The Evolution of FPGAs and FPGA Programming
赛灵思技术日 XILINX TECHNOLOGY DAY. Alveo 数据中心加速卡快速入门. 谢旻 Xilinx 工具与方法高级应用工程师 2019 年 3 月 19 日
赛灵思技术日 XILINX TECHNOLOGY DAY Alveo 数据中心加速卡快速入门 谢旻 Xilinx 工具与方法高级应用工程师 2019 年 3 月 19 日 Agenda Alveo Acceleration Cards Available Documentations Card Bring-Up and Validation Working with github SDAccel Examples
XPU A Programmable FPGA Accelerator for Diverse Workloads
XPU A Programmable FPGA Accelerator for Diverse Workloads Jian Ouyang, 1 (ouyangjian@baidu.com) Ephrem Wu, 2 Jing Wang, 1 Yupeng Li, 1 Hanlin Xie 1 1 Baidu, Inc. 2 Xilinx Outlines Background - FPGA for
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator Embedded Computing Conference 2017 Matthias Frei zhaw InES Patrick Müller Enclustra GmbH 5 September 2017 Agenda Enclustra introduction
Introduction to Programming
Introduction to Programming G. Bakalli March 8, 2017 G. Bakalli Introduction to Programming March 8, 2017 1 / 33 Outline 1 Programming in Finance 2 Types of Languages Interpreters Compilers 3 Programming
Versal: AI Engine & Programming Environment
Engineering Director, Xilinx Silicon Architecture Group Versal: Engine & Programming Environment Presented By Ambrose Finnerty Xilinx DSP Technical Marketing Manager October 16, 2018 MEMORY MEMORY MEMORY
Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC
Use ZCU102 TRD to Accelerate Development of ZYNQ UltraScale+ MPSoC Topics Hardware advantages of ZYNQ UltraScale+ MPSoC Software stacks of MPSoC Target reference design introduction Details about one Design
Bringing the benefits of Cortex-M processors to FPGA
Bringing the benefits of Cortex-M processors to FPGA Presented By Phillip Burr Senior Product Marketing Manager Simon George Director, Product & Technical Marketing System Software and SoC Solutions Agenda
Python With Data Science
Course Overview This course covers theoretical and technical aspects of using Python in Applied Data Science projects and Data Logistics use cases. Who Should Attend Data Scientists, Software Developers,
Ettus Research Update
Ettus Research Update Matt Ettus Ettus Research GRCon13 Outline 1 Introduction 2 Recent New Products 3 Third Generation Introduction Who am I? Core GNU Radio contributor since 2001 Designed
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증
MATLAB/Simulink 기반의프로그래머블 SoC 설계및검증 이웅재부장 Application Engineering Group 2014 The MathWorks, Inc. 1 Agenda Introduction ZYNQ Design Process Model-Based Design Workflow Prototyping and Verification Processor
GRVI Phalanx Update: Plowing the Cloud with Thousands of RISC-V Chickens. Jan Gray
If you were plowing a field, which would you rather use: two strong oxen or 1024 chickens? Seymour Cray GRVI Phalanx Update: Plowing the Cloud with Thousands of RISC-V Chickens Jan Gray jan@fpga.org http://fpga.org
Introduction to Embedded System Design using Zynq
Introduction to Embedded System Design using Zynq Zynq Vivado 2015.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
VIP Documentation. Release Carlos Alberto Gomez Gonzalez, Olivier Wertz & VORTEX team
VIP Documentation Release 0.8.9 Carlos Alberto Gomez Gonzalez, Olivier Wertz & VORTEX team Feb 17, 2018 Contents 1 Introduction 3 2 Documentation 5 3 Jupyter notebook tutorial 7 4 TL;DR setup guide 9
Zynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
Containers. Pablo F. Ordóñez. October 18, 2018
Containers Pablo F. Ordóñez October 18, 2018 1 Welcome Song: Sola vaya Interpreter: La Sonora Ponceña 2 Goals Containers!= ( Moby-Dick ) Containers are part of the Linux Kernel Make your own container
在数据中心中加速 AI - Xilinx 机器学习套件 (Xilinx ML Suite )
赛灵思高级主任 DSP/ 机器学习专家赛灵思高级主任 DSP/ 机器学习专家 赛灵思技术日 XILINX TECHNOLOGY DAY 在数据中心中加速 AI - Xilinx 机器学习套件 (Xilinx ML Suite ) 王宏强赛灵思资深主任 DSP/ 机器学习专家 2019 年 3 月 19 日 机器学习推断是赛灵思的长项 TRAINING Input cat =? labels dog
Creating a Processor System Lab
Lab Workbook Introduction This lab introduces a design flow to generate a IP-XACT adapter from a design using Vivado HLS and using the generated IP-XACT adapter in a processor system using IP Integrator
IBM POWER SYSTEMS: YOUR UNFAIR ADVANTAGE
IBM POWER SYSTEMS: YOUR UNFAIR ADVANTAGE Choosing IT infrastructure is a crucial decision, and the right choice will position your organization for success. IBM Power Systems provides an innovative platform
Simplify System Complexity
1 2 Simplify System Complexity With the new high-performance CompactRIO controller Arun Veeramani Senior Program Manager National Instruments NI CompactRIO The Worlds Only Software Designed Controller
Parallella Linux - quickstart guide. Antmicro Ltd
Parallella Linux - quickstart guide Antmicro Ltd June 13, 2016 Contents 1 Introduction 1 1.1 Xilinx tools.......................................... 1 1.2 Version information.....................................
The Many Dimensions of SDR Hardware
The Many Dimensions of SDR Hardware Plotting a Course for the Hardware Behind the Software Sept 2017 John Orlando Epiq Solutions LO RFIC Epiq Solutions in a Nutshell Schaumburg, IL EST 2009 N. Virginia
Simplify System Complexity
Simplify System Complexity With the new high-performance CompactRIO controller Fanie Coetzer Field Sales Engineer Northern South Africa 2 3 New control system CompactPCI MMI/Sequencing/Logging FieldPoint
Third Genera+on USRP Devices and the RF Network- On- Chip. Leif Johansson Market Development RF, Comm and SDR
Third Genera+on USRP Devices and the RF Network- On- Chip Leif Johansson Market Development RF, Comm and SDR About Ettus Research Leader in soeware defined radio and signals intelligence Maker of USRP
Xilinx ML Suite Overview
Xilinx ML Suite Overview Yao Fu System Architect Data Center Acceleration Xilinx Accelerated Computing Workloads Machine Learning Inference Image classification and object detection Video Streaming Frame
An overview of mobile and embedded platforms
ES3 Lecture 2 An overview of mobile and embedded platforms Basic Classes Embedded devices: These are in toasters, cars, mice, etc. Usually very real-time focused (us accuracy) Very small memory, not usually
Data Science with Python Course Catalog
Enhance Your Contribution to the Business, Earn Industry-recognized Accreditations, and Develop Skills that Help You Advance in Your Career March 2018 www.iotintercon.com Table of Contents Syllabus Overview
2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 What s New in Release 2015a and 2014b Young Joon Lee Principal Application Engineer 2015 The MathWorks, Inc. 2 Agenda New Features Graphics and Data Design Performance Design
Introduction to Computer Vision Laboratories
Introduction to Computer Vision Laboratories Antonino Furnari furnari@dmi.unict.it www.dmi.unict.it/~furnari/ Computer Vision Laboratories Format: practical session + questions and homeworks. Material
Embedded HW/SW Co-Development
Embedded HW/SW Co-Development It May be Driven by the Hardware Stupid! Frank Schirrmeister EDPS 2013 Monterey April 18th SPMI USB 2.0 SLIMbus RFFE LPDDR 2 LPDDR 3 emmc 4.5 UFS SD 3.0 SD 4.0 UFS Bare Metal
Lab2 - Bootloader. Conventions. Department of Computer Science and Information Engineering National Taiwan University
Lab2 - Bootloader 1 / 20 Cross-compile U-Boot. Connect to Raspberry Pi via an USB-TTL cable. Boot Raspberry Pi via U-Boot. 2 / 20 Host Machine OS: Windows Target Machine Raspberry Pi (2 or 3) Build Machine
Scientific computing platforms at PGI / JCNS
Member of the Helmholtz Association Scientific computing platforms at PGI / JCNS PGI-1 / IAS-1 Scientific Visualization Workshop Josef Heinen Outline Introduction Python distributions The SciPy stack Julia
About the Tutorial. Audience. Prerequisites. Copyright & Disclaimer
i About the Tutorial Project is a comprehensive software suite for interactive computing, that includes various packages such as Notebook, QtConsole, nbviewer, Lab. This tutorial gives you an exhaustive
10/02/2015 PetaLinux Image with Custom Application
Contents 1 History... 3 2 Introduction... 3 3 Vivado Project... 4 3.1 Open Vivado... 4 3.2 New Project... 5 3.3 Project Settings... 13 3.4 Create Processor System... 14 3.4.1 New Block Diagram... 14 3.5
HANDS ON DATA MINING. By Amit Somech. Workshop in Data-science, March 2016
HANDS ON DATA MINING By Amit Somech Workshop in Data-science, March 2016 AGENDA Before you start TextEditors Some Excel Recap Setting up Python environment PIP ipython Scientific computation in Python
Scaling Convolutional Neural Networks on Reconfigurable Logic Michaela Blott, Principal Engineer, Xilinx Research
Scaling Convolutional Neural Networks on Reconfigurable Logic Michaela Blott, Principal Engineer, Xilinx Research Nick Fraser (Xilinx & USydney) Yaman Umuroglu (Xilinx & NTNU) Giulio Gambardella (Xilinx)
Designing and Prototyping Digital Systems on SoC FPGA The MathWorks, Inc. 1
Designing and Prototyping Digital Systems on SoC FPGA Hitu Sharma Application Engineer Vinod Thomas Sr. Training Engineer 2015 The MathWorks, Inc. 1 What is an SoC FPGA? A typical SoC consists of- A microcontroller,
Lab: Setting up PL-App with a Raspberry Pi
Lab Topology Objectives Set up a Raspberry Pi board as a PL-App device Use PL-App Launcher to provision and discover PL-App devices Background Cisco Prototyping Lab is a set of hardware and software components
Python Quant Platform
Python Quant Platform Web-based Financial Analytics and Rapid Financial Engineering with Python Yves Hilpisch The Python Quant Platform offers Web-based, scalable, collaborative financial analytics and
Design AXI Master IP using Vivado HLS tool
W H I T E P A P E R Venkatesh W VLSI Design Engineer and Srikanth Reddy Sr.VLSI Design Engineer Design AXI Master IP using Vivado HLS tool Abstract Vivado HLS (High-Level Synthesis) tool converts C, C++
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor. Andreas Olofsson PEGPUM 2013
A Closer Look at the Epiphany IV 28nm 64 core Coprocessor Andreas Olofsson PEGPUM 2013 1 Adapteva Achieves 3 World Firsts 1. First processor company to reach 50 GFLOPS/W 3. First semiconductor company
SDSoC: Session 1
SDSoC: Session 1 ADAM@ADIUVOENGINEERING.COM What is SDSoC SDSoC is a system optimising compiler which allows us to optimise Zynq PS / PL Zynq MPSoC PS / PL MicroBlaze What does this mean? Following the
Copyright Khronos Group Page 1. Vulkan Overview. June 2015
Copyright Khronos Group 2015 - Page 1 Vulkan Overview June 2015 Copyright Khronos Group 2015 - Page 2 Khronos Connects Software to Silicon Open Consortium creating OPEN STANDARD APIs for hardware acceleration
Simulation, prototyping and verification of standards-based wireless communications
Simulation, prototyping and verification of standards-based wireless communications Colin McGuire, Neil MacEwen 2015 The MathWorks, Inc. 1 Real Time LTE Cell Scanner with MATLAB and Simulink 2 Real time
OREKIT IN PYTHON ACCESS THE PYTHON SCIENTIFIC ECOSYSTEM. Petrus Hyvönen
OREKIT IN PYTHON ACCESS THE PYTHON SCIENTIFIC ECOSYSTEM Petrus Hyvönen 2017-11-27 SSC ACTIVITIES Public Science Services Satellite Management Services Engineering Services 2 INITIAL REASON OF PYTHON WRAPPED
Optimised OpenCL Workgroup Synthesis for Hybrid ARM-FPGA Devices
Optimised OpenCL Workgroup Synthesis for Hybrid ARM-FPGA Devices Mohammad Hosseinabady and Jose Luis Nunez-Yanez Department of Electrical and Electronic Engineering University of Bristol, UK. Email: {m.hosseinabady,
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits Overview ß Embedded Design Challenges ß Xilinx Embedded Platforms for Embedded Processing ß Introducing Spartan-6 and Virtex-6 FPGA Embedded Kits
Protecting Embedded Systems from Zero-Day Attacks
Protecting Embedded Systems from Zero-Day Attacks Professor Stephen Taylor Thayer School of Engineering at Dartmouth stnh.email@icloud.com (603) 727-8945 MicroArx.com Apiotics.com 1 Research Support Current
PicoZed SDR Development Kit Getting Started Guide Version 1.4
PicoZed SDR Development Kit Getting Started Guide Version 1.4 Page 1 Copyright 2017 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property
GRVI Phalanx Update: Plowing the Cloud with Thousands of RISC-V Chickens. Jan Gray
If you were plowing a field, which would you rather use: two strong oxen or 1024 chickens? Seymour Cray GRVI Phalanx Update: Plowing the Cloud with Thousands of RISC-V Chickens Jan Gray jan@fpga.org http://fpga.org
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC
Integrated Workflow to Implement Embedded Software and FPGA Designs on the Xilinx Zynq Platform Puneet Kumar Senior Team Lead - SPC 2012 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top
HETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE
HETEROGENEOUS SYSTEM ARCHITECTURE: PLATFORM FOR THE FUTURE Haibo Xie, Ph.D. Chief HSA Evangelist AMD China OUTLINE: The Challenges with Computing Today Introducing Heterogeneous System Architecture (HSA)
SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center
SmartNICs: Giving Rise To Smarter Offload at The Edge and In The Data Center Jeff Defilippi Senior Product Manager Arm #Arm Tech Symposia The Cloud to Edge Infrastructure Foundation for a World of 1T Intelligent
Getting to Work with OpenPiton. Princeton University. OpenPit
Getting to Work with OpenPiton Princeton University http://openpiton.org OpenPit Princeton Parallel Research Group Redesigning the Data Center of the Future Chip Architecture Operating Systems and Runtimes
COSMOS Architecture and Key Technologies. June 1 st, 2018 COSMOS Team
COSMOS Architecture and Key Technologies June 1 st, 2018 COSMOS Team COSMOS: System Architecture (2) System design based on three levels of SDR radio node (S,M,L) with M,L connected via fiber to optical
Zynq Ultrascale Mpsoc For The System Architect Logtel
We have made it easy for you to find a PDF Ebooks without any digging. And by having access to our ebooks online or by storing it on your computer, you have convenient answers with zynq ultrascale mpsoc
NVIDIA DLI HANDS-ON TRAINING COURSE CATALOG
NVIDIA DLI HANDS-ON TRAINING COURSE CATALOG Valid Through July 31, 2018 INTRODUCTION The NVIDIA Deep Learning Institute (DLI) trains developers, data scientists, and researchers on how to use artificial
10/02/2015 PetaLinux Linux Image Network Connection
Contents 1 History... 3 2 Introduction... 3 3 Vivado Project... 4 3.1 Open Vivado... 4 3.2 New Project... 5 3.3 Project Settings... 13 3.4 Create Processor System... 14 3.4.1 New Block Diagram... 14 3.5
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
10/02/2015 Vivado Linux Basic System
Contents 1 History... 2 2 Introduction... 2 3 Open Vivado... 3 4 New Project... 4 5 Project Settings... 12 6 Create Processor System... 13 6.1 New Block Diagram... 13 6.2 Generate Output Products... 17
Extending the Power of FPGAs
Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of FPGAs and FPGA Programming IP-Centric Design with
COSC 490 Computational Topology
COSC 490 Computational Topology Dr. Joe Anderson Fall 2018 Salisbury University Course Structure Weeks 1-2: Python and Basic Data Processing Python commonly used in industry & academia Weeks 3-6: Group
ADM-PCIE-9H7 Support & Development Kit Release: 0.1.1
ADM-PCIE-9H7 Support & Development Kit Release: 0.1.1 Document Revision: 1.1 3rd January 2019 2019 Copyright Alpha Data Parallel Systems Ltd. All rights reserved. This publication is protected by Copyright
Embarquez votre Intelligence Artificielle (IA) sur CPU, GPU et FPGA
Embarquez votre Intelligence Artificielle (IA) sur CPU, GPU et FPGA Pierre Nowodzienski Engineer pierre.nowodzienski@mathworks.fr 2018 The MathWorks, Inc. 1 From Data to Business value Make decisions Get
Advanced Embedded Systems
Advanced Embedded Systems Practical & Professional Training on Advanced Embedded System Course Objectives : 1. To provide professional and industrial standard training which will help the students to get
Ten (or so) Small Computers
Ten (or so) Small Computers by Jon "maddog" Hall Executive Director Linux International and President, Project Cauã 1 of 50 Who Am I? Half Electrical Engineer, Half Business, Half Computer Software In
NVIDIA'S DEEP LEARNING ACCELERATOR MEETS SIFIVE'S FREEDOM PLATFORM. Frans Sijstermans (NVIDIA) & Yunsup Lee (SiFive)
NVIDIA'S DEEP LEARNING ACCELERATOR MEETS SIFIVE'S FREEDOM PLATFORM Frans Sijstermans (NVIDIA) & Yunsup Lee (SiFive) NVDLA NVIDIA DEEP LEARNING ACCELERATOR IP Core for deep learning part of NVIDIA s Xavier
赛灵思技术日 XILINX TECHNOLOGY DAY 用赛灵思 FPGA 加速机器学习推断 张帆资深全球 AI 方案技术专家
赛灵思技术日 XILINX TECHNOLOGY DAY 用赛灵思 FPGA 加速机器学习推断 张帆资深全球 AI 方案技术专家 2019.03.19 Who is Xilinx? Why Should I choose FPGA? Only HW/SW configurable device 1 2 for fast changing networks High performance / low
Zynq-7000 All Programmable SoC: Embedded Design Tutorial. A Hands-On Guide to Effective Embedded System Design
Zynq-7000 All Programmable SoC: Embedded Design Tutorial A Hands-On Guide to Effective Embedded System Design Revision History The following table shows the revision history for this document. Date Version
R. Assiro. WP1- Documentation Booting Petalinux from QSPI on UUB
WP1- Documentation Booting Petalinux from QSPI on UUB Create Boot image for Zynq 7020 on UUB architecture The Zynq boot process begins with running code inside the Boot ROM. The boot ROM manages the early
Scientific Computing with Python. Quick Introduction
Scientific Computing with Python Quick Introduction Libraries and APIs A library is a collection of implementations of behavior (definitions) An Application Programming Interface (API) describes that behavior
Homework 01 : Deep learning Tutorial
Homework 01 : Deep learning Tutorial Introduction to TensorFlow and MLP 1. Introduction You are going to install TensorFlow as a tutorial of deep learning implementation. This instruction will provide
Python for Verification!
Python for Verification! Donald McCarthy 23 April 2018 - restricted - Who is this guy? I First learnt to program in 1975 on a minicomputer, by sneaking into Trent Polytechnic when I was 15 I ve programmed
Hardware Accelerated SDR Platform for Adaptive Air Interfaces Tarik Kazaz, Christophe Van Praet, Merima Kulin, Pieter Willemen, Ingrid Moerman
Hardware Accelerated SDR Platform for Adaptive Air Interfaces Tarik Kazaz, Christophe Van Praet, Merima Kulin, Pieter Willemen, Ingrid Moerman 27/01/2016 1 Overview Common SDR approach Propposed approach
.org. IoT Development Platform
1.org IoT Development Platform 2 Q&A How many ARM cores shipped in 2012? 8,700,000,000 Per Day: 23,835,616 Per Hour: 993,151 Per Minute: 16,553 Per Second: 276 2002 1+ billion 2011 billion 2020 25+ 150+
FPGA 加速机器学习应用. 罗霖 2017 年 6 月 20 日
FPGA 加速机器学习应用 罗霖 Andy.luo@Xilinx.com 2017 年 6 月 20 日 Xilinx The All Programmable Company XILINX - Founded 1984 Headquarters Research and Development Sales and Support Manufacturing $2.21B FY16 revenue
Introduction to Big Data
Introduction to Big Data OVERVIEW We are experiencing transformational changes in the computing arena. Data is doubling every 12 to 18 months, accelerating the pace of innovation and time-to-value. The
SDA: Software-Defined Accelerator for general-purpose big data analysis system
SDA: Software-Defined Accelerator for general-purpose big data analysis system Jian Ouyang(ouyangjian@baidu.com), Wei Qi, Yong Wang, Yichen Tu, Jing Wang, Bowen Jia Baidu is beyond a search engine Search
Avnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
Deep Learning: Transforming Engineering and Science The MathWorks, Inc.
Deep Learning: Transforming Engineering and Science 1 2015 The MathWorks, Inc. DEEP LEARNING: TRANSFORMING ENGINEERING AND SCIENCE A THE NEW RISE ERA OF OF GPU COMPUTING 3 NVIDIA A IS NEW THE WORLD S ERA
SQL Server Machine Learning Marek Chmel & Vladimir Muzny
SQL Server Machine Learning Marek Chmel & Vladimir Muzny @VladimirMuzny & @MarekChmel MCTs, MVPs, MCSEs Data Enthusiasts! vladimir@datascienceteam.cz marek@datascienceteam.cz Session Agenda Machine learning
Python for Quant Finance
Python for Quant Finance From Advanced Analytics to Deployment via the Browser Yves Hilpisch Paris, 22. April 2015 Dr. Yves J. Hilpisch The Python Quant yves@tpq.io http://hilpisch.com @dyjh Dr. Yves J.
XMC-ZU1. XMC Module Xilinx Zynq UltraScale+ MPSoC. Overview. Key Features. Typical Applications
XMC-ZU1 XMC Module Xilinx Zynq UltraScale+ MPSoC Overview PanaTeQ s XMC-ZU1 is a XMC module based on the Zynq UltraScale+ MultiProcessor SoC device from Xilinx. The Zynq UltraScale+ integrates a Quad-core
Analytics Platform for ATLAS Computing Services
Analytics Platform for ATLAS Computing Services Ilija Vukotic for the ATLAS collaboration ICHEP 2016, Chicago, USA Getting the most from distributed resources What we want To understand the system To understand
Scientific Computing using Python
Scientific Computing using Python Swaprava Nath Dept. of CSE IIT Kanpur mini-course webpage: https://swaprava.wordpress.com/a-short-course-on-python/ Disclaimer: the contents of this lecture series are
Oracle Exadata: Strategy and Roadmap
Oracle Exadata: Strategy and Roadmap - New Technologies, Cloud, and On-Premises Juan Loaiza Senior Vice President, Database Systems Technologies, Oracle Safe Harbor Statement The following is intended
XMC-RFSOC-A. XMC Module Xilinx Zynq UltraScale+ RFSOC. Overview. Key Features. Typical Applications. Advanced Information Subject To Change
Advanced Information Subject To Change XMC-RFSOC-A XMC Module Xilinx Zynq UltraScale+ RFSOC Overview PanaTeQ s XMC-RFSOC-A is a XMC module based on the Zynq UltraScale+ RFSoC device from Xilinx. The Zynq
Metview s new Python interface first results and roadmap for further developments
Metview s new Python interface first results and roadmap for further developments EGOWS 2018, ECMWF Iain Russell Development Section, ECMWF Thanks to Sándor Kertész Fernando Ii Stephan Siemen ECMWF October