Since the invention of microprocessors at Intel in the late 1960s, Multicore Chips and Parallel Processing for High-End Learning Environments
|
|
- Derrick Bates
- 5 years ago
- Views:
Transcription
1 old Learning on Demand Marcelo Hoffmann ; fax: ; electronic mail: Multicore Chips and Parallel Processing for High-End Learning Environments Why is this topic significant? Computing power is a key enabler for high-end learning environments such as threedimensional simulations, games, and virtual worlds. The availability of inexpensive, multicore, parallel computers may revolutionize high-end learning environments if programmers can create and convert software for the new computer systems. This Viewpoints, which examines the field of multicore chips and parallel processing, is relevant to all learning-industry players interested in new hardware trends. Since the invention of microprocessors at Intel in the late 1960s, improvements in their speed and power have become expected and generally assumed by the marketplace. However, in 2004, Moore s law ran into a major speed bump that led developers to transform microprocessor designs and, with them, computer programming. Gordon Moore, one of the founders of Intel, originally predicted that the number of transistors in the same surface area on a microchip would double every 18 months. In 2004, chip designers hit a wall because each new chip not only doubled in performance but also doubled in power dissipation, resulting in the production of excessive heat that the chip could not easily expel. Because of this barrier, Intel canceled its planned successor to the Pentium 4 in 2004 and gave up on its goal of producing a chip with a 10 GHz clock rate by 2010 (microprocessors now generally operate little faster than about, a monthly bulletin, alerts members to issues and developments in learning and technology with potential high impact on business performance. LoD research reports provide more in-depth analysis of key topics, including strategy recommendations for adopters and vendors. Membership includes access to LoD s Inquiry Service. To use the service, contact Eilif Trondsen at etrondsen@sric-bi.com or Rob Edmonds at redmonds@sric-bi.com.
2 3 GHz). Currently, and for the first time in some 20 years, the line plotting microprocessor performance per unit of surface area has dipped below the line plotting Moore s law. This change has severe consequences for the consumer electronics and computer industries, which expect continual improvements in microprocessors power for their ongoing business. The most popular solution that chip architects have developed to alleviate the power-density limitation of chips uses multiple processors, or cores, in each chip. The various cores execute portions of software code in parallel. Multicore architectures allow designers to lower the clock rate and voltage requirements of the chip (solving the heat problem) while continuing to improve overall performance for executing programs. The number of cores on a microprocessor may soon join measurements (in megahertz) of chip clock rates as a combined metric for microprocessor performance. David Patterson a noted computer-science researcher at the University of California, Berkeley claims that we can now expect the number of cores per chip to double every 18 months in a sense replacing Moore s law with a measure for parallelization. The transition toward multicore chips runs across the microprocessor and computer industries: Intel Corp. and Advanced Micro Devices Inc. introduced two- and four-core microprocessors during 2006 for mainstream and power-user computers. Sun Microsystems is already producing chips for servers with eight cores. IBM sells what amounts to an eight-core chip in its Cell microprocessor product that it designed and built in conjunction with Sony and Toshiba for use in Sony s latest PlayStation 3 game console and several other applications. Texas Instruments has produced chips with a variety of cores for cell-phone makers for several years. In 2006, LSI Logic Corp. introduced a microprocessor platform for consumer gadgets that uses three or four cores, depending on the particular application. Makers of chips for embedded systems have produced highly specialized chips with more than 200 cores on a die. No one is sure how successful the multicore-development strategy will be for the consumer-electronics and computer industries. Several major questions remain about implementation: Programming multicore processors is dramatically different from and more complex than programming traditional processors. Parallel programs require design and code so that multiple processors can share computational tasks. This requirement is problematic because not all application programs have components that can easily divide; sometimes tasks begun simultaneously
3 finish at different times and generate bottlenecks when conjoined. Shared resources can also generate problems: If an application needs to access data in memory that is already shared and used by other cores, the program could freeze, stopping all operations. Parallel programs are also inherently hard to debug because mistakes are often not obvious at inception making location of the source of future problems difficult. The move to multicore requires not only new programming skills, but also new tools. Some experts claim that adapting to multicore processors and parallel programming is the biggest challenge that the information technology (IT) industry has faced in 50 years. Jim Larus, a computer scientist who manages programming initiatives at Microsoft Research, notes, We lack algorithms, languages, compilers and expertise in parallel programming. Programmers face many short-term issues, like developing better support for multithreading, synchronization, debugging and error detection (Electronic Engineering Times, 28 December 2006, page 6). A key driver toward parallelism in computation is the market for computers with high-end graphics processing units (GPUs; microprocessors specifically to improve computer graphics). High end GPUs are important for computer games, including games such as Second Life that may find use in learning situations. Such GPUs are also necessary for three-dimensional learning environments with highly detailed, real- time representations of the people and objects. The game market has already driven the development of graphics chips and GPUs that are even more powerful for some operations than the leading general purpose microprocessors that drive personal computers and workstations. According to Wired magazine ( Supercomputing s next Revolution, 9 November 2006; com/news/technology/0, html), researchers from the University of North Carolina at Chapel Hill released benchmark tests showing how specialized GPUs that developed for the games industry in the past few years can surpass the latest central-processing-unit (CPU-) based systems by two to five times in a wide variety of tasks. Some researchers, writing specialized code for the graphics chips, find even greater improvements, though these improvements generally result from painstaking hand coding of software to the specific hardware, which is often not cost beneficial for commercial purposes.
4 Competition in the GPU market is now even more intense than in the CPU market, and doubling of computation power per board in one year is not unusual in the industry. The GPU hardware makers are also anxious to address the issues facing programmers. NVIDIA, one of the two leading GPU developers (the other is ATI, recently bought by AMD), has announced that it will soon offer the first C-compiler development environment for its GPUs, making GPUs easier to program for multiple applications, in addition to graphics rendering and presentation. According to Andy Keane, NVIDIA s general manager for GPU computing, the company created a new architecture for its latest GPU, the GeForce 8800, adding a memory cache that allows the chip to work in two modes one for graphics that uses stream processing (a specialized type of parallel processing) and a second so-called load-store mode for more complex logic-based operations, making the leading-edge GPU operate similar to the way in which a traditional CPU operates. Offloading computational tasks from the general-purpose microprocessor could result in substantially greater realism in learning environments, if researchers can surpass the programming bottlenecks. In the January 2007 issue of Intelligent Enterprise, David Patterson described the problems and opportunities facing the computer industry, stating that the switch to parallel architectures will require researchers and practitioners to address the biggest challenge and opportunity to face the IT industry in 50 years. If we solve the problem of making it easy to program thousands of processors efficiently, the future is rosy. If we don t, the IT industry will have to learn to live without the performance rush that it has been addicted to for decades. (See jhtml?articleid= &pgno=5.) Patterson and a number of other leading computer scientists at the Massachusetts Institute of Technology, Carnegie Mellon University, Stanford University, and the University of Washington are now working to solve the problem by collaborating on a project that they call Research Accelerator for Multiple Processors (RAMP). According to its Web site (ramp.eecs.berkeley.edu/), the goal of RAMP is to develop (i) component models (ranging from processors to coherent caches to networks) that can be composed quickly to create and evaluate new multiprocessor architectural and micro-architectural concepts and (ii) a set of three reference machines that will use those component models. Reportedly, the reference systems are in design to scale to the 1000-core range given the appropriate hardware platform (additional information is available at en.wikipedia.org/wiki/ramp:_research_accelerator_for_multiple_ Processors).
5 About the LoD Program SRI Consulting Business Intelligence s Learning-on-Demand (LoD) multiclient research program leverages the subscription fees of multiple clients to examine the evolution and features of the emerging technology-enabled learning marketplace, explore adoption issues, and define the components of effective workplace learning. The LoD multiclient program provides a cost-effective way to discover, evaluate, and implement LoD solutions that will yield high business payoffs by improving employee performance. The program benefits both LoD users and developers: Potential LoD system users gain an unbiased source of information about LoD implementation, benefits of LoD systems, and innovative LoD solutions emerging in the marketplace. LoD system developers receive information about the factors driving or constraining market demand for LoD systems. For more information about the Learning-on-Demand multiclient research program, contact: Eilif Trondsen, Program Director; etrondsen@sric-bi.com 333 Ravenswood Avenue, Menlo Park, California Telephone: Or visit our Web site: About SRI Consulting Business Intelligence TM Anticipating Futures Opportunities in digital information, communications, and entertainment EXPLORE FOCUS Business opportunities in technology commercialization old Learning on Demand TM Psychology of Markets Opportunities in technology-enabled learning and strategies in elearning Applying psychology to understand and predict consumer behavior Core Consulting Services Technology and Market Assessment Opportunity Discovery Innovation and Commercialization Consumer Demand Scenario Planning Strategy Intelligence Technology Management Learning Strategy C F DTM CONSUMER FINANCIAL DECISIONS Insight and consulting about consumer financial behaviors and attitudes
Computer Architecture!
Informatics 3 Computer Architecture! Dr. Vijay Nagarajan and Prof. Nigel Topham! Institute for Computing Systems Architecture, School of Informatics! University of Edinburgh! General Information! Instructors
More informationUnderstanding Dual-processors, Hyper-Threading Technology, and Multicore Systems
Understanding Dual-processors, Hyper-Threading Technology, and Multicore Systems This paper will provide you with a basic understanding of the differences among several computer system architectures dual-processor
More informationComputer Architecture s Changing Definition
Computer Architecture s Changing Definition 1950s Computer Architecture Computer Arithmetic 1960s Operating system support, especially memory management 1970s to mid 1980s Computer Architecture Instruction
More informationVon Neumann architecture. The first computers used a single fixed program (like a numeric calculator).
Microprocessors Von Neumann architecture The first computers used a single fixed program (like a numeric calculator). To change the program, one has to re-wire, re-structure, or re-design the computer.
More informationGPU Architecture. Alan Gray EPCC The University of Edinburgh
GPU Architecture Alan Gray EPCC The University of Edinburgh Outline Why do we want/need accelerators such as GPUs? Architectural reasons for accelerator performance advantages Latest GPU Products From
More informationWisconsin Computer Architecture. Nam Sung Kim
Wisconsin Computer Architecture Mark Hill Nam Sung Kim Mikko Lipasti Karu Sankaralingam Guri Sohi David Wood Technology & Moore s Law 35nm Transistor 1947 Moore s Law 1964: Integrated Circuit 1958 Transistor
More informationComputer Architecture!
Informatics 3 Computer Architecture! Dr. Boris Grot and Dr. Vijay Nagarajan!! Institute for Computing Systems Architecture, School of Informatics! University of Edinburgh! General Information! Instructors
More informationComputer Architecture Computer Architecture. Computer Architecture. What is Computer Architecture? Grading
178 322 Computer Architecture Lecturer: Watis Leelapatra Office: 4301D Email: watis@kku.ac.th Course Webpage: http://gear.kku.ac.th/~watis/courses/178322/178322.html Computer Architecture Grading Midterm
More informationThe Power Wall. Why Aren t Modern CPUs Faster? What Happened in the Late 1990 s?
The Power Wall Why Aren t Modern CPUs Faster? What Happened in the Late 1990 s? Edward L. Bosworth, Ph.D. Associate Professor TSYS School of Computer Science Columbus State University Columbus, Georgia
More informationHomework Question. Faster, faster, faster! (40 points)
Homework Question. Faster, faster, faster! (40 points) Microprocessor Challenge to Intel Launched By MATTHEW FORDAHL, The Associated Press, Monday, February 7, 2005; 8:11 PM http://www.washingtonpost.com/wp-dyn/articles/a6039-2005feb7.html
More informationAdministration. Coursework. Prerequisites. CS 378: Programming for Performance. 4 or 5 programming projects
CS 378: Programming for Performance Administration Instructors: Keshav Pingali (Professor, CS department & ICES) 4.126 ACES Email: pingali@cs.utexas.edu TA: Hao Wu (Grad student, CS department) Email:
More informationOutline Marquette University
COEN-4710 Computer Hardware Lecture 1 Computer Abstractions and Technology (Ch.1) Cristinel Ababei Department of Electrical and Computer Engineering Credits: Slides adapted primarily from presentations
More informationEE586 VLSI Design. Partha Pande School of EECS Washington State University
EE586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 1 (Introduction) Why is designing digital ICs different today than it was before? Will it change in
More informationComputer Architecture
Informatics 3 Computer Architecture Dr. Vijay Nagarajan Institute for Computing Systems Architecture, School of Informatics University of Edinburgh (thanks to Prof. Nigel Topham) General Information Instructor
More informationWhy Parallel Architecture
Why Parallel Architecture and Programming? Todd C. Mowry 15-418 January 11, 2011 What is Parallel Programming? Software with multiple threads? Multiple threads for: convenience: concurrent programming
More informationComputer Architecture!
Informatics 3 Computer Architecture! Dr. Boris Grot and Dr. Vijay Nagarajan!! Institute for Computing Systems Architecture, School of Informatics! University of Edinburgh! General Information! Instructors:!
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2017 Lecture 15
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2017 Lecture 15 LAST TIME: CACHE ORGANIZATION Caches have several important parameters B = 2 b bytes to store the block in each cache line S = 2 s cache sets
More informationECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
More informationMulticore Computing and Scientific Discovery
scientific infrastructure Multicore Computing and Scientific Discovery James Larus Dennis Gannon Microsoft Research In the past half century, parallel computers, parallel computation, and scientific research
More informationCSC 447: Parallel Programming for Multi- Core and Cluster Systems
CSC 447: Parallel Programming for Multi- Core and Cluster Systems Why Parallel Computing? Haidar M. Harmanani Spring 2017 Definitions What is parallel? Webster: An arrangement or state that permits several
More informationAdministration. Prerequisites. CS 395T: Topics in Multicore Programming. Why study parallel programming? Instructors: TA:
CS 395T: Topics in Multicore Programming Administration Instructors: Keshav Pingali (CS,ICES) 4.126A ACES Email: pingali@cs.utexas.edu TA: Aditya Rawal Email: 83.aditya.rawal@gmail.com University of Texas,
More informationParallelism and Concurrency. COS 326 David Walker Princeton University
Parallelism and Concurrency COS 326 David Walker Princeton University Parallelism What is it? Today's technology trends. How can we take advantage of it? Why is it so much harder to program? Some preliminary
More informationC Program Adventures. From C code to motion
C Program Adventures From C code to motion ECE 100 Prof. Erdal Oruklu From C code to motion C Code Motion x=5; if (x!=y) { z=0; } else { z=1; } 1 Compilation of C code Virtual machine program Program download
More informationComputer Architecture
188 322 Computer Architecture Lecturer: Watis Leelapatra Office: 4301D Email: watis@kku.ac.th Course Webpage http://gear.kku.ac.th/~watis/courses/188322/188322.html 188 322 Computer Architecture Grading
More informationLecture 1: Introduction
Contemporary Computer Architecture Instruction set architecture Lecture 1: Introduction CprE 581 Computer Systems Architecture, Fall 2016 Reading: Textbook, Ch. 1.1-1.7 Microarchitecture; examples: Pipeline
More informationParallel Computer Architecture
Parallel Computer Architecture What is Parallel Architecture? A parallel computer is a collection of processing elements that cooperate to solve large problems fast Some broad issues: Resource Allocation:»
More informationMicroelettronica. J. M. Rabaey, "Digital integrated circuits: a design perspective" EE141 Microelettronica
Microelettronica J. M. Rabaey, "Digital integrated circuits: a design perspective" Introduction Why is designing digital ICs different today than it was before? Will it change in future? The First Computer
More informationAdministration. Prerequisites. Website. CSE 392/CS 378: High-performance Computing: Principles and Practice
CSE 392/CS 378: High-performance Computing: Principles and Practice Administration Professors: Keshav Pingali 4.126 ACES Email: pingali@cs.utexas.edu Jim Browne Email: browne@cs.utexas.edu Robert van de
More informationFundamentals of Computer Design
Fundamentals of Computer Design Computer Architecture J. Daniel García Sánchez (coordinator) David Expósito Singh Francisco Javier García Blas ARCOS Group Computer Science and Engineering Department University
More informationCS Computer Architecture
CS 35101 Computer Architecture Section 600 Dr. Angela Guercio Fall 2010 Structured Computer Organization A computer s native language, machine language, is difficult for human s to use to program the computer
More informationUsing Graphics Chips for General Purpose Computation
White Paper Using Graphics Chips for General Purpose Computation Document Version 0.1 May 12, 2010 442 Northlake Blvd. Altamonte Springs, FL 32701 (407) 262-7100 TABLE OF CONTENTS 1. INTRODUCTION....1
More informationComputer Architecture
Informatics 3 Computer Architecture Dr. Boris Grot and Dr. Vijay Nagarajan Institute for Computing Systems Architecture, School of Informatics University of Edinburgh General Information Instructors: Boris
More informationModule 18: "TLP on Chip: HT/SMT and CMP" Lecture 39: "Simultaneous Multithreading and Chip-multiprocessing" TLP on Chip: HT/SMT and CMP SMT
TLP on Chip: HT/SMT and CMP SMT Multi-threading Problems of SMT CMP Why CMP? Moore s law Power consumption? Clustered arch. ABCs of CMP Shared cache design Hierarchical MP file:///e /parallel_com_arch/lecture39/39_1.htm[6/13/2012
More informationAWS & Intel: A Partnership Dedicated to fueling your Innovations. Thomas Kellerer BDM CSP, Intel Central Europe
AWS & Intel: A Partnership Dedicated to fueling your Innovations Thomas Kellerer BDM CSP, Intel Central Europe The Digital Service Economy Growth in connected devices enables new business opportunities
More informationThe Return of Innovation. David May. David May 1 Cambridge December 2005
The Return of Innovation David May David May 1 Cambridge December 2005 Long term trends Computer performance/cost has followed an exponential path since the 1940s, doubling about every 18 months This has
More informationPower dissipation! The VLSI Interconnect Challenge. Interconnect is the crux of the problem. Interconnect is the crux of the problem.
The VLSI Interconnect Challenge Avinoam Kolodny Electrical Engineering Department Technion Israel Institute of Technology VLSI Challenges System complexity Performance Tolerance to digital noise and faults
More informationAdministration. Course material. Prerequisites. CS 395T: Topics in Multicore Programming. Instructors: TA: Course in computer architecture
CS 395T: Topics in Multicore Programming Administration Instructors: Keshav Pingali (CS,ICES) 4.26A ACES Email: pingali@cs.utexas.edu TA: Xin Sui Email: xin@cs.utexas.edu University of Texas, Austin Fall
More informationIntroduction to Multicore architecture. Tao Zhang Oct. 21, 2010
Introduction to Multicore architecture Tao Zhang Oct. 21, 2010 Overview Part1: General multicore architecture Part2: GPU architecture Part1: General Multicore architecture Uniprocessor Performance (ECint)
More informationParallel Computing. Parallel Computing. Hwansoo Han
Parallel Computing Parallel Computing Hwansoo Han What is Parallel Computing? Software with multiple threads Parallel vs. concurrent Parallel computing executes multiple threads at the same time on multiple
More informationCopyright 2012, Elsevier Inc. All rights reserved.
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1 Computer Technology Performance improvements: Improvements in semiconductor technology
More informationOverview. CS 472 Concurrent & Parallel Programming University of Evansville
Overview CS 472 Concurrent & Parallel Programming University of Evansville Selection of slides from CIS 410/510 Introduction to Parallel Computing Department of Computer and Information Science, University
More informationMulti-Core Microprocessor Chips: Motivation & Challenges
Multi-Core Microprocessor Chips: Motivation & Challenges Dileep Bhandarkar, Ph. D. Architect at Large DEG Architecture & Planning Digital Enterprise Group Intel Corporation October 2005 Copyright 2005
More information45-year CPU Evolution: 1 Law -2 Equations
4004 8086 PowerPC 601 Pentium 4 Prescott 1971 1978 1992 45-year CPU Evolution: 1 Law -2 Equations Daniel Etiemble LRI Université Paris Sud 2004 Xeon X7560 Power9 Nvidia Pascal 2010 2017 2016 Are there
More informationParallelism in Hardware
Parallelism in Hardware Minsoo Ryu Department of Computer Science and Engineering 2 1 Advent of Multicore Hardware 2 Multicore Processors 3 Amdahl s Law 4 Parallelism in Hardware 5 Q & A 2 3 Moore s Law
More informationCSE 591: GPU Programming. Introduction. Entertainment Graphics: Virtual Realism for the Masses. Computer games need to have: Klaus Mueller
Entertainment Graphics: Virtual Realism for the Masses CSE 591: GPU Programming Introduction Computer games need to have: realistic appearance of characters and objects believable and creative shading,
More informationCHAPTER 1 Introduction
CHAPTER 1 Introduction 1.1 Overview 1 1.2 The Main Components of a Computer 3 1.3 An Example System: Wading through the Jargon 4 1.4 Standards Organizations 15 1.5 Historical Development 16 1.5.1 Generation
More informationMulticore Hardware and Parallelism
Multicore Hardware and Parallelism Minsoo Ryu Department of Computer Science and Engineering 2 1 Advent of Multicore Hardware 2 Multicore Processors 3 Amdahl s Law 4 Parallelism in Hardware 5 Q & A 2 3
More informationCSCI 402: Computer Architectures. Computer Abstractions and Technology (4) Fengguang Song Department of Computer & Information Science IUPUI.
CSCI 402: Computer Architectures Computer Abstractions and Technology (4) Fengguang Song Department of Computer & Information Science IUPUI Contents 1.7 - End of Chapter 1 Power wall The multicore era
More informationBirth of Microprocessor
Chapter 3 Birth of Microprocessor In the history of the progress of semiconductor technology, the development of microprocessor in 1971 is such a big event that is paralleled with the invention of transistor
More informationIntroduction CPS343. Spring Parallel and High Performance Computing. CPS343 (Parallel and HPC) Introduction Spring / 29
Introduction CPS343 Parallel and High Performance Computing Spring 2018 CPS343 (Parallel and HPC) Introduction Spring 2018 1 / 29 Outline 1 Preface Course Details Course Requirements 2 Background Definitions
More informationCS 194 Parallel Programming. Why Program for Parallelism?
CS 194 Parallel Programming Why Program for Parallelism? Katherine Yelick yelick@cs.berkeley.edu http://www.cs.berkeley.edu/~yelick/cs194f07 8/29/2007 CS194 Lecure 1 What is Parallel Computing? Parallel
More informationParallel Computing: Parallel Architectures Jin, Hai
Parallel Computing: Parallel Architectures Jin, Hai School of Computer Science and Technology Huazhong University of Science and Technology Peripherals Computer Central Processing Unit Main Memory Computer
More informationComputer and Information Sciences College / Computer Science Department CS 207 D. Computer Architecture
Computer and Information Sciences College / Computer Science Department CS 207 D Computer Architecture The Computer Revolution Progress in computer technology Underpinned by Moore s Law Makes novel applications
More informationECE 637 Integrated VLSI Circuits. Introduction. Introduction EE141
ECE 637 Integrated VLSI Circuits Introduction EE141 1 Introduction Course Details Instructor Mohab Anis; manis@vlsi.uwaterloo.ca Text Digital Integrated Circuits, Jan Rabaey, Prentice Hall, 2 nd edition
More informationMobile Processors. Jose R. Ortiz Ubarri
Mobile Processors Jose R. Ortiz Ubarri Electrical and Computer Engineering Department University of Puerto Rico, Mayagüez Campus Mayagüez, Puerto Rico 00681 5000 Jose.Ortiz@hpcf.upr.edu Introduction While
More informationCSE 141: Computer Architecture. Professor: Michael Taylor. UCSD Department of Computer Science & Engineering
CSE 141: Computer 0 Architecture Professor: Michael Taylor RF UCSD Department of Computer Science & Engineering Computer Architecture from 10,000 feet foo(int x) {.. } Class of application Physics Computer
More informationNVIDIA DGX SYSTEMS PURPOSE-BUILT FOR AI
NVIDIA DGX SYSTEMS PURPOSE-BUILT FOR AI Overview Unparalleled Value Product Portfolio Software Platform From Desk to Data Center to Cloud Summary AI researchers depend on computing performance to gain
More informationComputer Architecture A Quantitative Approach, Fifth Edition. Chapter 1. Copyright 2012, Elsevier Inc. All rights reserved. Computer Technology
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis 1 Computer Technology Performance improvements: Improvements in semiconductor technology
More informationThe Stampede is Coming: A New Petascale Resource for the Open Science Community
The Stampede is Coming: A New Petascale Resource for the Open Science Community Jay Boisseau Texas Advanced Computing Center boisseau@tacc.utexas.edu Stampede: Solicitation US National Science Foundation
More informationEECS4201 Computer Architecture
Computer Architecture A Quantitative Approach, Fifth Edition Chapter 1 Fundamentals of Quantitative Design and Analysis These slides are based on the slides provided by the publisher. The slides will be
More informationChallenges of Analyzing Parametric CFD Results. White Paper Published: January
Challenges of Analyzing Parametric CFD Results White Paper Published: January 2011 www.tecplot.com Contents Introduction... 3 Parametric CFD Analysis: A Methodology Poised for Growth... 4 Challenges of
More informationECE 588/688 Advanced Computer Architecture II
ECE 588/688 Advanced Computer Architecture II Instructor: Alaa Alameldeen alaa@ece.pdx.edu Fall 2009 Portland State University Copyright by Alaa Alameldeen and Haitham Akkary 2009 1 When and Where? When:
More informationVMware Cloud Operations Management Technology Consulting Services
VMware Cloud Operations Management Technology Consulting Services VMware Technology Consulting Services for Cloud Operations Management The biggest hurdle [that CIOs face as they move infrastructure and
More informationCS24: INTRODUCTION TO COMPUTING SYSTEMS. Spring 2015 Lecture 15
CS24: INTRODUCTION TO COMPUTING SYSTEMS Spring 2015 Lecture 15 LAST TIME! Discussed concepts of locality and stride Spatial locality: programs tend to access values near values they have already accessed
More informationCOMPUTER ARCHITECTURE AND OPERATING SYSTEMS (CS31702)
COMPUTER ARCHITECTURE AND OPERATING SYSTEMS (CS31702) Syllabus Architecture: Basic organization, fetch-decode-execute cycle, data path and control path, instruction set architecture, I/O subsystems, interrupts,
More informationCSE 591/392: GPU Programming. Introduction. Klaus Mueller. Computer Science Department Stony Brook University
CSE 591/392: GPU Programming Introduction Klaus Mueller Computer Science Department Stony Brook University First: A Big Word of Thanks! to the millions of computer game enthusiasts worldwide Who demand
More informationDavid R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms.
Whitepaper Introduction A Library Based Approach to Threading for Performance David R. Mackay, Ph.D. Libraries play an important role in threading software to run faster on Intel multi-core platforms.
More informationFundamentals of Computers Design
Computer Architecture J. Daniel Garcia Computer Architecture Group. Universidad Carlos III de Madrid Last update: September 8, 2014 Computer Architecture ARCOS Group. 1/45 Introduction 1 Introduction 2
More informationCOMPUTING ELEMENT EVOLUTION AND ITS IMPACT ON SIMULATION CODES
COMPUTING ELEMENT EVOLUTION AND ITS IMPACT ON SIMULATION CODES P(ND) 2-2 2014 Guillaume Colin de Verdière OCTOBER 14TH, 2014 P(ND)^2-2 PAGE 1 CEA, DAM, DIF, F-91297 Arpajon, France October 14th, 2014 Abstract:
More informationSTAR Watch Statewide Technology Assistance Resources Project A publication of the Western New York Law Center,Inc.
STAR Watch Statewide Technology Assistance Resources Project A publication of the Western New York Law Center,Inc. Volume 9 Issue 3 June 2005 Double the Performance: Dual-Core CPU s Make Their Debut Starting
More informationSaman Amarasinghe and Rodric Rabbah Massachusetts Institute of Technology
Saman Amarasinghe and Rodric Rabbah Massachusetts Institute of Technology http://cag.csail.mit.edu/ps3 6.189-chair@mit.edu A new processor design pattern emerges: The Arrival of Multicores MIT Raw 16 Cores
More informationORACLE SERVICES FOR APPLICATION MIGRATIONS TO ORACLE HARDWARE INFRASTRUCTURES
ORACLE SERVICES FOR APPLICATION MIGRATIONS TO ORACLE HARDWARE INFRASTRUCTURES SERVICE, SUPPORT AND EXPERT GUIDANCE FOR THE MIGRATION AND IMPLEMENTATION OF YOUR ORACLE APPLICATIONS ON ORACLE INFRASTRUCTURE
More informationWilliam Stallings Computer Organization and Architecture 8 th Edition. Chapter 18 Multicore Computers
William Stallings Computer Organization and Architecture 8 th Edition Chapter 18 Multicore Computers Hardware Performance Issues Microprocessors have seen an exponential increase in performance Improved
More informationCalendar Description
ECE212 B1: Introduction to Microprocessors Lecture 1 Calendar Description Microcomputer architecture, assembly language programming, memory and input/output system, interrupts All the instructions are
More informationMicroprocessor Trends and Implications for the Future
Microprocessor Trends and Implications for the Future John Mellor-Crummey Department of Computer Science Rice University johnmc@rice.edu COMP 522 Lecture 4 1 September 2016 Context Last two classes: from
More informationHow to Write Fast Code , spring th Lecture, Mar. 31 st
How to Write Fast Code 18-645, spring 2008 20 th Lecture, Mar. 31 st Instructor: Markus Püschel TAs: Srinivas Chellappa (Vas) and Frédéric de Mesmay (Fred) Introduction Parallelism: definition Carrying
More informationFra superdatamaskiner til grafikkprosessorer og
Fra superdatamaskiner til grafikkprosessorer og Brødtekst maskinlæring Prof. Anne C. Elster IDI HPC/Lab Parallel Computing: Personal perspective 1980 s: Concurrent and Parallel Pascal 1986: Intel ipsc
More informationThis Unit: Putting It All Together. CIS 501 Computer Architecture. What is Computer Architecture? Sources
This Unit: Putting It All Together CIS 501 Computer Architecture Unit 12: Putting It All Together: Anatomy of the XBox 360 Game Console Application OS Compiler Firmware CPU I/O Memory Digital Circuits
More informationThis Unit: Putting It All Together. CIS 371 Computer Organization and Design. What is Computer Architecture? Sources
This Unit: Putting It All Together CIS 371 Computer Organization and Design Unit 15: Putting It All Together: Anatomy of the XBox 360 Game Console Application OS Compiler Firmware CPU I/O Memory Digital
More informationCS/EE 6810: Computer Architecture
CS/EE 6810: Computer Architecture Class format: Most lectures on YouTube *BEFORE* class Use class time for discussions, clarifications, problem-solving, assignments 1 Introduction Background: CS 3810 or
More informationComputer Architecture = CS/ECE 552: Introduction to Computer Architecture. 552 In Context. Why Study Computer Architecture?
CS/ECE 552: Introduction to Computer Architecture Instructor: Mark D. Hill T.A.: Brandon Schwartz Section 2 Fall 2000 University of Wisconsin-Madison Lecture notes originally created by Mark D. Hill Updated
More informationMulticore computer: Combines two or more processors (cores) on a single die. Also called a chip-multiprocessor.
CS 320 Ch. 18 Multicore Computers Multicore computer: Combines two or more processors (cores) on a single die. Also called a chip-multiprocessor. Definitions: Hyper-threading Intel's proprietary simultaneous
More informationParallelism: The Real Y2K Crisis. Darek Mihocka August 14, 2008
Parallelism: The Real Y2K Crisis Darek Mihocka August 14, 2008 The Free Ride For decades, Moore's Law allowed CPU vendors to rely on steady clock speed increases: late 1970's: 1 MHz (6502) mid 1980's:
More informationComputer Organization & Assembly Language Programming. CSE 2312 Lecture 2 Introduction to Computers
Computer Organization & Assembly Language Programming CSE 2312 Lecture 2 Introduction to Computers 1 Languages, Levels, Virtual Machines A multilevel machine 2 Contemporary Multilevel Machines A six-level
More informationMeasurement of real time information using GPU
Measurement of real time information using GPU Pooja Sharma M. Tech Scholar, Department of Electronics and Communication E-mail: poojachaturvedi1985@gmail.com Rajni Billa M. Tech Scholar, Department of
More informationThe Future of Computing: AMD Vision
The Future of Computing: AMD Vision Tommy Toles AMD Business Development Executive thomas.toles@amd.com 512-327-5389 Agenda Celebrating Momentum Years of Leadership & Innovation Current Opportunity To
More informationSupercomputing and Mass Market Desktops
Supercomputing and Mass Market Desktops John Manferdelli Microsoft Corporation This presentation is for informational purposes only. Microsoft makes no warranties, express or implied, in this summary.
More informationImproving Performance and Power of Multi-Core Processors with Wonderware and System Platform 3.0
Improving Performance and Power of Multi-Core Processors with Wonderware and Krishna Gummuluri, Wonderware Software Development Manager Introduction Wonderware has spent a considerable effort to enable
More informationBenchmark Performance Results for Pervasive PSQL v11. A Pervasive PSQL White Paper September 2010
Benchmark Performance Results for Pervasive PSQL v11 A Pervasive PSQL White Paper September 2010 Table of Contents Executive Summary... 3 Impact Of New Hardware Architecture On Applications... 3 The Design
More informationMicroarchitecture Overview. Performance
Microarchitecture Overview Prof. Scott Rixner Duncan Hall 3028 rixner@rice.edu January 18, 2005 Performance 4 Make operations faster Process improvements Circuit improvements Use more transistors to make
More informationUnit 11: Putting it All Together: Anatomy of the XBox 360 Game Console
Computer Architecture Unit 11: Putting it All Together: Anatomy of the XBox 360 Game Console Slides originally developed by Milo Martin & Amir Roth at University of Pennsylvania! Computer Architecture
More informationComputer Architecture
Computer Architecture Slide Sets WS 2013/2014 Prof. Dr. Uwe Brinkschulte M.Sc. Benjamin Betting Part 10 Thread and Task Level Parallelism Computer Architecture Part 10 page 1 of 36 Prof. Dr. Uwe Brinkschulte,
More information6 February Parallel Computing: A View From Berkeley. E. M. Hielscher. Introduction. Applications and Dwarfs. Hardware. Programming Models
Parallel 6 February 2008 Motivation All major processor manufacturers have switched to parallel architectures This switch driven by three Walls : the Power Wall, Memory Wall, and ILP Wall Power = Capacitance
More informationCHAPTER 1 Introduction
CHAPTER 1 Introduction 1.1 Overview 1 1.2 The Main Components of a Computer 3 1.3 An Example System: Wading through the Jargon 4 1.4 Standards Organizations 13 1.5 Historical Development 14 1.5.1 Generation
More informationAdvanced Computer Architecture (CS620)
Advanced Computer Architecture (CS620) Background: Good understanding of computer organization (eg.cs220), basic computer architecture (eg.cs221) and knowledge of probability, statistics and modeling (eg.cs433).
More informationEE 7722 GPU Microarchitecture. Offered by: Prerequisites By Topic: Text EE 7722 GPU Microarchitecture. URL:
00 1 EE 7722 GPU Microarchitecture 00 1 EE 7722 GPU Microarchitecture URL: http://www.ece.lsu.edu/gp/. Offered by: David M. Koppelman 345 ERAD, 578-5482, koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel
More informationVon Antreibern und Beschleunigern des HPC
Mitglied der Helmholtz-Gemeinschaft Von Antreibern und Beschleunigern des HPC D. Pleiter Jülich 16 December 2014 Ein Dementi vorweg [c't, Nr. 25/2014, 15.11.2014] Ja: Das FZJ ist seit März Mitglieder der
More informationIJESR Volume 1, Issue 1 ISSN:
Multimedia Applications Are Especially Conducive To Thread-Level Parallelism Dr S.Kishore Reddy * Dr. Syed Musthak Ahmed ** Abstract Multimedia applications are especially conducive to thread-level parallelism
More informationConcurrency & Parallelism, 10 mi
The Beauty and Joy of Computing Lecture #7 Concurrency Instructor : Sean Morris Quest (first exam) in 5 days!! In this room! Concurrency & Parallelism, 10 mi up Intra-computer Today s lecture Multiple
More informationCS5222 Advanced Computer Architecture. Lecture 1 Introduction
CS5222 Advanced Computer Architecture Lecture 1 Introduction Overview Teaching Staff Introduction to Computer Architecture History Future / Trends Significance The course Content Workload Administrative
More information