Ethernet Based Embedded IOC for FEL Control Systems
|
|
- Tyrone Walters
- 5 years ago
- Views:
Transcription
1 Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention Center Knoxville, Tennessee USA
2 JLab FEL Energy Recovered Linac E = 120 MeV 135 pc pulses up to 75 MHz 20/120/1 microj/pulse in UV/IR/THz 250 nm 14 microns, THz
3 Motivation Additional channels for BPM and Viewer systems required The cost for expanding the current configuration is high FEL master plan is to move away from Crate-Based solutions involving licensed software Use distributed processors instead of VME IOCs Develop a new I/O connection as a default standard Embedded COTS Arcturus Coldfire Board chosen to start with Chose RTEMS as the real-time operating system for the IOC
4 Current VME IOC System Ethernet IOC VME Cable Device Device n
5 New System Design Ethernet ColdFire ColdFire ColdFire FPGA FPGA FPGA SBIOC SBIOC SBIOC BPM Beam Viewer I/O Device
6 Single Board IOC (SBIOC) Integrated a ColdFire uc5282 Microprocessor with an FPGA A standard footprint for the embedded IOC Provide abundant of I/O connectors Compatible with existing designs Stand-alone system Suitable for most of I/O controls Beam Position Monitor Beam Viewer & Video controls Stepper motor controls
7 Block Diagram of the SBIOC JTAG I/O FPGA Single Board IOC Address Data Control ColdFire uc5282 Ethernet RS-232 I/O
8 Pictures of the SBIOC 13.5 cm 5.5 cm
9 Modules on the FPGA Address Data Control Coldfire- FPGA Bridge Memory I/O Module I/O Control Module
10 Circuit of the FPGA-ColdFire Bridge
11 Read and Write Cycles of the Bridge Read Bus Cycles Write Bus Cycles
12 BPM Applications The first version of new BPMs have been running for 2 years They are very reliable, and easily maintained Throughput from the ADC is 100 Hz. This is a limitation New solution has to be found UseSingle Board IOC to improve the performance Cut the cost. The cost of original configuration is $3000/BPM; the new system is $1200/BPM
13 First Version BPM (without FPGA)
14 New Version BPM * FPGA Functions: - Sampling ADC, Calculations (add & average) - Communication with the ColdFire processor * Goal: 100KHz throughput FPGA clock 20 MHz ADC 1 MSPS throughput FPGA sampling frequency up to 2 MHz Memory block to save data ColdFire processor read data through bus
15 New Version BPM with the SBIOC
16 3U General Purpose Processor Card (GPPC) A Carrier board that provides a bridge between the SBIOC and other crates Pin-pin compatible with existing CAN bus Digital Signal Processor (DSP) card. Use resources from the SBIOC 96-Pin Backplane For Beam Viewer Controls, GC magnet power supply, HVPS Controller, Temperature monitoring system, Vacuum instruments.
17 Block Diagram of the 3U GPPC 8-Bit Address 32-Bit I/O SBIOC 8-Bit QSPI High Speed ADC High Speed DAC High Res. ADC 8-Bit GPI/O Network & RS-232 BACKPLANE
18 3U GPPC for Beam Viewer Control Beam Viewer Control Card Ethernet 3U General Purpose Processor Card
19 Software Applications RTEMS (4.7) Chosen as the real-time operating system for SBIOC EPICS R3.14 as the development toolkits Developed the EPICS applications for BPM, 3U GPPC, Beam Viewer control Use Software Quartus II to program the codes for the FPGA
20 Summary & Conclusions The first version of BPM based on embedded IOC had been running on FEL. It is reliable, and easily maintained. Setup the software EPICS, RTEMS, Device support, Database Designed the Single Board IOC ColdFire uc5282 processor is a ideal choice for the embedded IOC Use RTEMS as the real-time operating system By distributing the IOC on front-end I/O devices, dramatically cut the cost of expensive cables. It is a novel configuration to use FPGA+uC5282+RTEMS for FEL diagnostics and controls upgrading
21 Acknowledgement Thanks Eric Norum in Argonne National Lab for providing RTEMS tools and installation instructions. Trent Allison in EESICS group of Jefferson Lab for the help of Altera FPGA programming. The Operations and Commissioning team of the FEL for the support and technical advice This work is supported by the Office of Naval Research, the Joint Technology Office, The Commonwealth of Virginia, the Army Night Vision Laboratory, the Air Force Research Laboratory, and by DOE Contract DE-AC05-84ER40150.
APPLICATIONS AT THE APS*
EMPLOYING RTEMS AND FPGAS FOR BEAMLINE APPLICATIONS AT THE APS* David M. Kline, Steve K. Ross PCaPAC2010 October 5 8, 2010 *Use of the Advanced Photon Source at Argonne National Laboratory was supported
More informationSing n l g e B o B a o rd d Co C m o pu p t u e t rs a nd n Ind n u d s u tr t ial P C C Ha H rdw d are a t t t h t e h CL C S
Single Board Computers and Industrial PC Hardware at the CLS E. Matias, D. Beauregard, R. Berg, D. Chabot, T. Wilson, G. Wright Canadian Light Source Layout 170.88 m circumference 2.9 GeV ~ 200-300 ma
More informationTransient Buffer Wideband (TBW) Preliminary Design Ver. 0.1
Transient Buffer Wideband (TBW) Preliminary Design Ver. 0.1 Steve Ellingson November 11, 2007 Contents 1 Summary 2 2 Design Concept 2 3 FPGA Implementation 3 4 Extending Capture Length 3 5 Issues to Address
More informationEmbedded LLRF Controller with Channel Access on MicroTCA Backplane Interconnect
< kazuro.furukawa @ kek.jp > with Channel Access on MicroTCA Backplane Interconnect K. Furukawa, K. Akai, A. Akiyama, T. Kobayashi, S. Michizono, T. Miura, K. Nakanishi, J. Odagiri (KEK) H. Deguchi, K.
More informationThe Use of LabVIEW FPGA in Accelerator Instrumentation.
The Use of LabVIEW FPGA in Accelerator Instrumentation. Willem Blokland Research Accelerator Division Spallation Neutron Source Introduction Spallation Neutron Source at Oak Ridge National Laboratory:
More informationEPICS: Experimental Physics and Industrial Control System. Control Architecture Reading Group
EPICS: Experimental Physics and Industrial Control System Control Architecture Reading Group Overview What, Why and Who? The Subsystems Performance Conclusions What is EPICS and Why? Scaleable real-time
More informationReplacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability
Jeff Hill LANSCE Replacing legacy RICE electronics Mitigating risk Component obsolescence, maintenance burden, Micro VAX II backplane, programmer portability Obsolesce Old designs multiplexing one type
More informationDIAMOND Control System to the EPICS Meeting at San Jose Dec 2001
to the Meeting at San Jose Dec 2001 What Is DIAMOND? DIAMOND is the new UK Synchrotron Radiation Source To be Located at the Rutherford Appleton Laboratory (RAL) Oxfordshire Medium energy source Complement
More informationPreliminary Design of a Real-Time Hardware Architecture for erhic
Preliminary Design of a Real-Time Hardware Architecture for erhic Rob Michnoff Brookhaven National Laboratory, Upton, NY ICALEPCS 2015 October 22, 2015 Outline Overview of erhic project -Accelerator (C-A)
More informationIntroduction to LabVIEW and NI Hardware Platform
Introduction to LabVIEW and NI Hardware Platform Corrie Botha Platform-Based Approach 2 With LabVIEW, You Can Program the Way You Think 3 With LabVIEW, You Can Program the Way You Think The graphical,
More informationResearch Group on Internet Measurement Institute of Electronic Systems Warsaw University of Technology
Research Group on Internet Measurement Systems @ Institute of Electronic Systems Warsaw University of Technology 1 Team Prof. Ryszard Romaniuk - Optoelectronics Prof. Krzysztof Poźniak - FPGA Dr. Maciej
More informationGemini-V6 VME / VXS. Extreme Signal Acquisition. and FPGA-based Processing. Without Compromise
The Leader In FPGA-based Sensor I/O Processing Gemini-V6 VME / VXS Extreme Signal Acquisition and FPGA-based Processing Without Compromise Features One 12-bit ADC channels at 3.6 GSPS, or three channels
More informationAccelerator Control System
Chapter 13 Accelerator Control System 13.1 System Requirements The KEKB accelerator complex has more than 50,000 control points along the 3 km circumference of the two rings, the LER and HER. Some control
More informationStatus of Control System. Hiroshi Kaji
Status of Control System Hiroshi Kaji 2 Introduction The aim of control system is to increase integrated luminosity, which directly affects the accuracy of physics results. Our control system are required
More informationExperience of Developing BEPCII Control System. Jijiu ZHAO IHEP, Beijing ICALEPCS2007 October 18, 2007
Experience of Developing BEPCII Control System Jijiu ZHAO IHEP, Beijing ICALEPCS2007 October 18, 2007 BEPCII Project The project BEPCII is for upgrading the BEPC (Beijing Electron Positron Collider) to
More informationElectronic Design for Power Control Technology and Knowledge transferred from University to Industry
CITCEA-UPC Electronic Design for Power Control www.citcea.upc.edu Technology and Knowledge transferred from University to Industry 1 CITCEA-UPC is a centre for research and technology innovation born in
More informationVertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
More informationOn-board PCs for interfacing front-end electronics
On-board PCs for interfacing front-end electronics JCOP team meeting April 10, 2002 Niko Neufeld CERN/EP 1 Controlling Boards The traditional approach Ethernet Parallel Bus (VME, Fastbus, ) Control Station
More informationBOOSTER RF UPGRADE FOR SPEAR3 *
BOOSTER RF UPGRADE FOR SPEAR3 * S.Condamoor, S.Allison, J.Sebek, J.Vasquez, J.Wachter SLAC National Accelerator Laboratory, Menlo Park, CA 94025, USA Abstract SLAC's Stanford Positron Electron Asymmetric
More informationSMT338-VP. User Manual
SMT338-VP User Manual Version 1.3 Page 2 of 22 SMT338-VP User Manual Revision History Date Comments Engineer Version 16/08/04 First revision JPA 1.0 17/05/05 Corrected: purpose of Led 5 and Led 6 SM 1.1
More informationEmbedded Controller combines Machine Control and Data Acquisition using EPICS and MDSplus P. Milne
Embedded Controller combines Machine Control and Data Acquisition using EPICS and MDSplus P. Milne Solutions Ltd, James Watt Building, SETP, G75 0QD East Kilbride, United Kingdom Applications such as pulse
More informationVXS-621 FPGA & PowerPC VXS Multiprocessor
VXS-621 FPGA & PowerPC VXS Multiprocessor Xilinx Virtex -5 FPGA for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications Two PMC/XMC
More informationVista Controls Vsystem * at the ISIS pulsed neutron facility Bob Mannix, Tim Gray ISIS Controls Group STFC, Rutherford Appleton Laboratory UK
Vista Controls Vsystem * at the ISIS pulsed neutron facility Bob Mannix, Tim Gray ISIS Controls Group STFC, Rutherford Appleton Laboratory UK ICALEPCS 2007, Knoxville TN, October 2007 * www.vista-control.com
More informationCerebot Nano Reference Manual. Overview. Revised April 15, 2016 This manual applies to the Cerebot Nano rev. A
1300 Henley Court Pullman, WA 99163 509.334.6306 www.digilentinc.com Cerebot Nano Reference Manual Revised April 15, 2016 This manual applies to the Cerebot Nano rev. A Overview The Cerebot Nano is the
More informationTEST REPORT POWER SUPPLY AND THERMAL V2
CERN European Organization for Nuclear Research Beams Department Radio Frequency RF Feedbacks and Beam Control TEST REPORT POWER SUPPLY AND THERMAL V2 By: Petri Leinonen BE-RF-FB Date: 27.06.2012 TABLE
More informationCalypso-V6 VME / VXS. Extreme Signal Acquisition. and FPGA-based Processing. Without Compromise
The Leader In FPGA-based Sensor I/O Processing Calypso-V6 VME / VXS Extreme Signal Acquisition and FPGA-based Processing Without Compromise Features Two 12-bit ADCs at 3.6 GSPS Also supports 6 channels
More informationXES PCDS to LUSI XCS Instrument ICD DRAFT
INTERFACE CONTROL DOCUMENT (ICD) Doc. No. SP-391-001-25 R0 LUSI SUB-SYSTEM XCS XES PCDS to LUSI XCS Instrument ICD DRAFT Perry Anthony Author Signature Date Gunther Haller PCDS Manager Signature Date Aymeric
More informationModern State Space Representation Using ADwin DAQ Systems
Modern State Space Representation Using ADwin DAQ Systems ADwin Provides High Throughput and Simulink Integration CAS DataLoggers provided the ADwin data acquisition and control solution to an internationally-known
More informationRT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters
RT2016 Phase-I Trigger Readout Electronics Upgrade for the ATLAS Liquid-Argon Calorimeters Nicolas Chevillot (LAPP/CNRS-IN2P3) on behalf of the ATLAS Liquid Argon Calorimeter Group 1 Plan Context Front-end
More informationTANGO. mature system strong collaboration co-development. lots of features embedded too
PCaPAC06 Summary day #1 TANGO mature system strong collaboration co-development lots of features embedded too PETRA III based on well established technologies: TINE, ACOP, cpci, CAN,. shared responsibilities
More informationA high performance real-time plasma control and event detection DSP based VME system
Fusion Engineering and Design 60 (2002) 435 441 www.elsevier.com/locate/fusengdes A high performance real-time plasma control and event detection DSP based VME system A.P. Rodrigues a, *, Carlos Correia
More informationThe ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris
The ASDEX Upgrade UTDC and DIO cards - A family of PCI/cPCI devices for Real-Time DAQ under Solaris A. Lohs a, K. Behler a,*, G. Raupp, Unlimited Computer Systems b, ASDEX Upgrade Team a a Max-Planck-Institut
More informationSTATE-OF-THE-ART DEVELOPMENTS IN ACCELERATOR CONTROLS AT THE APS *
STATE-OF-THE-ART DEVELOPMENTS IN ACCELERATOR CONTROLS AT THE APS * Frank Lenkszus # Argonne National Laboratory, 97 South Cass Avenue, Argonne, IL 60439 U.S.A. Abstract The performance requirements of
More informationCTF3 BPM acquisition system
CTF3 BPM acquisition system S. Deghaye, L. Soby, L. Bellier, J. Jacquemier To cite this version: S. Deghaye, L. Soby, L. Bellier, J. Jacquemier. CTF3 BPM acquisition system. International Conference on
More informationpc104 & epics-3.14 & (linux) Creating an Epics Appliance
pc104 & epics-3.14 & (linux) Creating an Epics Appliance Arne P. Freyberger JLAB/Hall-B 21st November 2002 Outline: 1. pc104 and pc104+ specifications 2. Serial example 3. Other pc104 projects in progress
More informationWhy a new kit Introduction to OH OH products Gateware architecture New tools Future work & conclusions. CERN s FMC kit
, Evangelia Gousiou, Javier Serrano, Erik van der Bij, Tomasz Włostowski CERN, Geneva, Switzerland ICALEPCS 2013, San Francisco, 9 October 2013 Outline 1 Why a new kit 2 Introduction to Open Hardware 3
More informationInnovative DSPLL and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs
Innovative and MultiSynth Clock Architecture Enables High-Density 10/40/100G Line Card Designs Introduction The insatiable demand for bandwidth to support applications such as video streaming and cloud
More informationVXS-610 Dual FPGA and PowerPC VXS Multiprocessor
VXS-610 Dual FPGA and PowerPC VXS Multiprocessor Two Xilinx Virtex -5 FPGAs for high performance processing On-board PowerPC CPU for standalone operation, communications management and user applications
More informationDoc: page 1 of 6
Cerebot Nano Reference Manual Revision: February 6, 2009 Note: This document applies to REV A of the board. www.digilentinc.com 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview
More informationFEATURES. APPLICATIONS Machine Vision Embedded Instrumentation Motion Control Traffic Monitoring Security
FEATURES High-performance CMOSIS sensors - Sensitivity: 5.56 V/lux.s - Dynamic range: 60 db - Dark Noise: 8.6 e - - High speed: 95* fps - 8M Pixel: 3360(H) x 2496(V) - Monochrome / Color - Global Shutter
More informationPmod modules are powered by the host via the interface s power and ground pins.
1300 Henley Court Pullman, WA 99163 509.334.6306 www.store. digilent.com Digilent Pmod Interface Specification 1.2.0 Revised October 5, 2017 1 Introduction The Digilent Pmod interface is used to connect
More informationEMBEDDED EPICS ON ITRON/SH4-BASED CONTROLLERS
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO2.069-4 (2005) EMBEDDED EPICS ON ITRON/SH4-BASED CONTROLLERS G. Jiang, J. Odagiri, N. Yamamoto,
More informationUCT Software-Defined Radio Research Group
UCT Software-Defined Radio Research Group UCT SDRRG Team UCT Faculty: Alan Langman Mike Inggs Simon Winberg PhD Students: Brandon Hamilton MSc Students: Bruce Raw Gordon Inggs Simon Scott Joseph Wamicha
More informationTiming module for Libera and µtca.4 platforms
Naslov prezentacije (Arial 8pt regular) / Ime in priimek, datum (Times New Roman 8pt italic) Timing module for Libera and µtca.4 platforms Peter Leban, October 18, 2015 Content History Functionalities
More informationBLM and BWS installation examples
BLM and BWS installation examples Front Back LHC BLM system: 4 crates connected through P2 connector (with the combiner card) for HV control, crate interconnections, beam permit and beam energy distribution.
More informationBetrouwbare Elektronica ontwerpen en Produceren
Betrouwbare Elektronica ontwerpen en Produceren Verbeter betrouwbaarheid, time to market en winstgevendheid met boundary scan JTAG Technologies B.V. Rik Doorneweert rik@jtag.com Boundary scan Testing HW
More informationOverview of SVT DAQ Upgrades. Per Hansson Ryan Herbst Benjamin Reese
Overview of SVT DAQ Upgrades Per Hansson Ryan Herbst Benjamin Reese 1 SVT DAQ Requirements and Constraints Basic requirements for the SVT DAQ Continuous readout of 23 040 channels Low noise (S/N>20 to
More informationNew Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak
October 10-14, 2011 Grenoble, France New Development of EPICS-based Data Acquisition System for Millimeter-wave Interferometer in KSTAR Tokamak October 11, 2011, Taegu Lee KSTAR Research Center 2 Outlines
More informationTrends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India
Trends in Prototyping Systems ni logic Pvt. Ltd., Pune, India Focus of design dept. Electronic system & Flow Design problems Educating design Prototype USDP Features Applications Conclusion Agenda Faster
More informationStatus of the CSNS Control System
Status of the CSNS Control System Chunhong Wang Control Group Accelerator Center IHEP 14/10/2011 ICAEPCS2011,Grenoble,France Outline Project Overview Preliminary Design of the Control System Control Task/Scope
More informationBoard Mounted. Power Converters. Digitally Controlled. Technical Paper 011 Presented at Digital Power Europe 2007
Digitally Controlled Board Mounted Power Converters Technical Paper 011 Presented at Digital Power Europe 2007 This paper addresses hardware designers of Information and Communication Technology equipment,
More informationImplementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
More informationAcquisition system for the CLIC Module.
Acquisition system for the CLIC Module. S.Vilalte on behalf the LAPP CLIC group. 1 1 LAPP CLIC group Annecy France The status of R&D activities for CLIC module acquisition are discussed [1]. LAPP is involved
More informationGalil Motion Control. DMC - 42x0. Datasheet
Galil Motion Control DMC - 42x0 Datasheet Product Description The DMC-42x0 is part of Galil s highest performance, stand- alone motion controller Accellera family. Similar to the rest of Galil s latest
More informationAN Comparison of NextMove PCI and
Comparison of NextMove PCI and NextMove PCI-2 Related Applications or Terminology NextMove motion controllers Supported Controllers NextMove PCI NextMove PCI-2 Definitions: ASIC - Application Specific
More informationProduct Series SoC Solutions Product Series 2016
Product Series Why SPI? or We will discuss why Serial Flash chips are used in many products. What are the advantages and some of the disadvantages. We will explore how SoC Solutions SPI and QSPI IP Cores
More informationADQ412. Product Preview. Features. Introduction. Applications. Software support. Ordering information. ADQ Development Kit
ADQ412 is a software-selectable two or four channel flexible member of the ADQ V6 Digitizer family. The ADQ412 has an outstanding combination of high bandwidth and dynamic range, which enables demanding
More informationOpen Hardware Collaboration: A Way to Improve Efficiency for a Team
Open Hardware Collaboration: A Way to Improve Efficiency for a Team Yves-Marie ABIVEN On behalf of SOLEIL Electronic Control and Data Acquisition team 1 Open Hardware Collaboration: A Way to Improve Efficiency
More informationUniversity Program Advance Material
University Program Advance Material Advance Material Modules Introduction ti to C8051F360 Analog Performance Measurement (ADC and DAC) Detailed overview of system variances, parameters (offset, gain, linearity)
More informationFNPL control system: an overview
FNPL control system: an overview Philippe PIOT, FNAL Overview of FNPL controls System needed to be controlled Some personal thoughts Present infrastructure at FNPL Optical room Cryogenic system Optical
More informationPresented by Marco Lonza
Status Report of the FERMI@Elettra Control System A. Abrami, F. Asnicar, L. Battistello, A.I. Bogani, R. Borghes, V. Chenda, S. Cleva, A. Curri, M. De Marco, M. Dos Santos, G. Gaio, F. Giacuzzo, G. Kourousias
More informationLaboratory 4 Design a Muti-bit Counter and Programming a FPGA
Laboratory 4 Design a Muti-bit Counter and Programming a FPGA For your report: The problem written in English The flowchart or function table to solve the problem if it is necessary The design entry included
More informationControl & Interface Electronics. CCD Sensor
FEATURES High Performance Scientific Camera Hamamatsu S10141 Sensors 1024 x 122 to 2048 x 506 active pixels 12 µm x 12 µm pixel size Integrated TE Cooling -15 C from 20 C ambient Hermetically sealed Temperature
More informationATLAS TDAQ RoI Builder and the Level 2 Supervisor system
ATLAS TDAQ RoI Builder and the Level 2 Supervisor system R. E. Blair 1, J. Dawson 1, G. Drake 1, W. Haberichter 1, J. Schlereth 1, M. Abolins 2, Y. Ermoline 2, B. G. Pope 2 1 Argonne National Laboratory,
More informationAPV-25 based readout electronics for the SBS front GEM Tracker
APV-25 based readout electronics for the SBS front GEM Tracker Authors: Evaristo Cisbani, Paolo Musico Date: 26/June/2014 Version: 1.0 APV-25 based readout electronics for the SBS front GEM Tracker...
More informationTCO305 TCP/IP Control System Interface Development Using Microchip Brand Microcontrollers
TCO305 TCP/IP Control System Interface Development Using Microchip Brand Microcontrollers Karlsruhe, Germany 14 October, 2014 15:15 15:30 Christopher E. Peters Physics Division ATLAS Accelerator Argonne
More informationECE 480 Team 5 Introduction to MAVRK module
ECE 480 Team 5 Introduction to MAVRK module Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh Definition of MAVRK Component of MAVRK starter Kit Component of umavrk Module design procedure
More informationOverview of Board Revisions
Introduction to the Features of MicroAutoBox Overview of Board Revisions Objective MicroAutoBox was first released in October 1999. The major updates of the DS1401 Base board and the I/O boards are listed
More informationOverview The Microcontroller The Flex Board Expansion boards Multibus board Demo board How to: Compile demo Flash & Run Demos
RETIS Lab Real-Time Systems Laboratory FLEX Developement Environment Mauro Marinoni [nino@evidence.eu.com [ nino@evidence.eu.com] ] Overview The Microcontroller The Flex Board Expansion boards Multibus
More informationAdvanced course on Embedded Systems design using FPGA
Advanced course on Embedded Systems design using FPGA Subramaniam Ganesan, Phares A. Noel, Ashok Prajapati Oakland University, ganesan@oakland.edu, panoel@oakland.edu, akprajap@oakland.edu Abstract-As
More informationDesign and Verify Embedded Signal Processing Systems Using MATLAB and Simulink
Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 10 January 2013, Technical University Eindhoven 2013 The MathWorks, Inc.
More informationMDrive Plus Stepper motors with integrated electronics. MDrive 34ac Plus Step / direction input
MDrive Plus Stepper motors with integrated electronics MDrive 34ac Plus Step / direction input 2 Specifi cations MDrive Plus Step / direction input Plus specifications MDrive 14 MDrive 17 MDrive 23 (1)
More informationSystem-on-a-Programmable-Chip (SOPC) Development Board
System-on-a-Programmable-Chip (SOPC) Development Board Solution Brief 47 March 2000, ver. 1 Target Applications: Embedded microprocessor-based solutions Family: APEX TM 20K Ordering Code: SOPC-BOARD/A4E
More informationNLC Global Controls Architecture
NLC Global Controls Architecture Global Controls Team Members: R. Humphrey, R. Fuller J. Bogart, S. Clark,, L. Hendrickson, M. Ortega, J. Rock, R. Sass, H. Shoaee, E. Siskind (NYCB) Overview of Control
More informationControl System Architecture: The Standard and Non-Standard Models* M. E. Thuot, L. R. Dalesio, Los Alamos National Laboratory
1993 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or
More informationAdvanced Features. High Performance Stepper Drive Description. Self Test and Auto Setup
www.applied-motion.com STAC6 High Performance Stepper Drive Description The STAC6 represents the latest developments in stepper drive technology, incorporating features that will derive the highest performance
More informationEmbedded System Design
Embedded System Design p. 1/2 Embedded System Design Prof. Stephen A. Edwards sedwards@cs.columbia.edu Spring 2006 Spot the Computer Embedded System Design p. 2/2 Embedded System Design p. 3/2 Hidden Computers
More informationDoc: page 1 of 6
Nanocon Reference Manual Revision: February 9, 2009 Note: This document applies to REV A-B of the board. 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview The Nanocon board is
More informationTeledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics
Teledyne Imaging Sensors SIDECAR ASIC Development Kit & Focal Plane Electronics The SIDECAR ASIC is designed to manage all aspects of imaging array operation and output digitization. SIDECAR ASIC Hardware:
More informationSKA Monitoring & Control Realisation Technologies Hardware aspects. R.Balasubramaniam GMRT
SKA Monitoring & Control Realisation Technologies Hardware aspects R.Balasubramaniam GMRT Basic entities of M&C Sensors and Actuators Data acquisition boards Field buses Local M&C nodes Regional M&C nodes
More informationD Demonstration of disturbance recording functions for PQ monitoring
D6.3.7. Demonstration of disturbance recording functions for PQ monitoring Final Report March, 2013 M.Sc. Bashir Ahmed Siddiqui Dr. Pertti Pakonen 1. Introduction The OMAP-L138 C6-Integra DSP+ARM processor
More informationDesigning with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
More informationModern system architectures in embedded systems
Wir schaffen Wissen heute für morgen Paul Scherrer Institut Timo Korhonen Modern system architectures in embedded systems Outline What is driving the technology? Two most prominent trends How can we take
More informationMDrive Hybrid Integrated motion systems with Hybrid Motion Technology. MDrive 17 Hybrid Motion Control
MDrive Hybrid Integrated motion systems with Hybrid Motion Technology MDrive 17 Hybrid Description MDrive Hybrid Presentation The MDrive Hybrid is a very compact motion system that solves many servo applications
More informationFT Cal and FT Hodo DAQ and Trigger
FT Cal and FT Hodo DAQ and Trigger Outline FT-Cal and FT-Hodo read-out electronics FT-Cal and FT-Hodo DAQ and trigger FADC250 firmware CTP firmware for FT-Cal and FT-Hodo FT-Cal and FT-Hodo crates and
More informationMDrive Hybrid Integrated motion systems with Hybrid Motion Technology. MDrive 23 Hybrid Motion Control
MDrive Hybrid Integrated motion systems with Hybrid Motion Technology MDrive 23 Hybrid Description MDrive Hybrid Presentation The MDrive Hybrid is a very compact motion system that solves many servo applications
More informationDesign and Verify Embedded Signal Processing Systems Using MATLAB and Simulink
Design and Verify Embedded Signal Processing Systems Using MATLAB and Simulink Giorgia Zucchelli, Application Engineer, MathWorks 17 January 2011, Technical University Eindhoven 1 Agenda Introduction to
More informationPRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory.
PRELAB! Read the entire lab, and complete the prelab questions (Q1- Q3) on the answer sheet before coming to the laboratory. 1.0 Objectives In this lab you will get familiar with the concept of using the
More informationCORRIGENDUM ISSUED FOR NATIONAL COMPETITIVE BIDDING UNDER TEQIP PHASE-II
CORRIGENDUM ISSUED FOR NATIONAL COMPETITIVE BIDDING UNDER TEQIP PHASE-II The prebid meeting for the packages to be purchased under national competitive bidding for TEQIP Phase II was held on 15/10/2013
More informationDevelopment of Beam Monitor DAQ system for 3NBT at J-PARC
1th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 1-14 Oct 25, PO1.24-1 (25) Development of Beam Monitor DAQ system for 3NBT at J-PARC M.Ooi 1, T. Kai 1, S. Meigo 1,
More informationSTATUS OF THE SOLEIL CONTROL SYSTEM
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, TH4.1-1O (2005) STATUS OF THE SOLEIL CONTROL SYSTEM P. Betinelli-Deck 1, A. Buteau 1, D. Corruble
More informationWhite Paper. About MicroTCA.4: An High-Performance Architecture with I/O and Signal Conditioning Provisions
White Paper About MicroTCA.4: An High-Performance Architecture with I/O and Signal Conditioning Provisions MicroTCA is a powerful, compact open-standard COTS architecture used in Military, Aerospace, Communications/
More informationNEMbox / NIMbox Programmable NIM Module
NEMbox / NIMbox Programmable NIM Module Request Quote NEMbox / NIMbox Programmable NIM Module NEMbox (Nuclear Electronics Miniature Box) is a programmable Logic / DAQ module, powered either in a NIM crate
More informationReduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
More informationMDrive Plus Stepper motors with integrated electronics. MDrive 34 Plus Motion Control fully programmable
MDrive Plus Stepper motors with integrated electronics MDrive 34 Plus Description MDrive Plus Presentation The MDrive Plus is a 1.8 2-phase stepper motor with on-board fully programmable motion controller,
More informationRFID PRODUCT AND SYSTEM
EL500(T)-X-XX Access control system, EM125kHz technology EL500-X-0C EL500-X-1C EL500-X-0D Economic access control system, EM125kHz technology Economic access control system, EM125kHz technology, with keypad
More informationThe special radiation-hardened processors for new highly informative experiments in space
Journal of Physics: Conference Series PAPER OPEN ACCESS The special radiation-hardened processors for new highly informative experiments in space To cite this article: O V Serdin et al 2017 J. Phys.: Conf.
More informationCPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:
CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Getting familiar with DE2 board installation, properties, usage.
More informationThe White Rabbit Project
WR Project Status 1/ 1 The White Rabbit Project Technical introduction and status report T. W lostowski BE-CO Hardware and Timing section CERN November 11, 2010 WR Project Status 2/ 1 Introduction Outline
More informationFast Orbit Feedback upgrade
upgrade Architecture Preliminary results Diagnostics Planning 1 Architecture Fast Orbit Feedback 100µs cycle ----- ----- 7 Liberas In each of the 32 cells Ethernet Fast Network One of the 224 Beam Position
More information