Publications. Papers in International Journal Contributed papers in Conference or Symposium 23 17
|
|
- Lee Terry
- 5 years ago
- Views:
Transcription
1 Publications Research Publications Papers in International Journal Contributed papers in Conference or Symposium (a)list of publications in the International Referred Journal Year: Gayathri S and Dr V Sridhar (2013), An Improved Fast Thinning algorithm for Fingerprint Image, Volume 2, Issue 1, January 2013, ISSN: IJESIT FLORIDA, US,Pp Gayathri S and Dr V Sridhar (2013), Design and simulation of Gabor filter using Verilog HDL, Volume 2, Issue 2, March 2013 ISSN XIJLTET, pp Year: Gayathri S and Dr V Sridhar (2014), Implementation of Minutiae extraction and False minutiae elimination on FPGA, Vol.248,DOI: / _2, 2014 Emerging Research in Electronics, Computer Science and Technology, Lecture Notes in Electrical Engineering Springer India Gayathri S and Dr V Sridhar (2014), FPGA Implementation Of Orientation Field Estimation Of Fingerprint Recognition Process, Vol. 11, No. 1, July 2014, DOI: 01.IJRTET IJRTET ACEEE Gayathri S and Dr V Sridhar (2014), A Review on Fusion Techniques for Fingerprint Recognition, Vol. 1 Issue 5, July ISSN , IJISET, Gayathri S and Dr V Sridhar (2014), Image Enhancement Technique for Fingerprint Recognition Process, ISSN(Print): , Vol.2, Issue 1, 2014, ITSI TEEE Gayathri S and Dr V Sridhar (2014), FPGA Implementation Of Fusion Technique For Fingerprint Application, ISSN (Print), ISSN (Online), Vol. 5, Issue 8, August 2014, pp IJECET.
2 6. Gayathri S and Dr V Sridhar(2014), FPGA Implementation of Normalization block of Fingerprint recognition process, IJSIP ACEEE. Year : Dr Gayathri S(2015), Ultrasound B-Mode Back End Signal Processor On FPGA, Volume 4, Issue 06, June 2015, IJERT, pp Dr Gayathri S(2015), Design of Filter for fingerprint application on FPGA, Volume 3, Issue 04, 2015 IJSRD, pp Dr Gayathri S and Vinay K, (2015), Comparison and Analysis of Latch Based versus Flipflop Based Digital Design Approaches, Volume 2 Issue 7 July 30, 2015, IJRDO, pp Dr Gayathri S and Vasanth Reddy, (2015), Pre-emptive Layout Verification Flow to Enable Extraction Friendly Design, Volume 2 Issue 8 August 2015, IJRDO, pp Year: Dr Gayathri S and Sowmya s,(2016), Automation and Validation of System sensors, Volume 5, Issue 3, May 2016, Pp 90-96, International Journal of Engineering Science and Innovative Technology. 2. Dr Gayathri S and Abhiman K, (2016), Optimizing Power Consumption in Smart phones - A Comprehensive Survey,Volume 7, Issue 2, July 2016, Pp , International Journal of Latest Trends in Engineering and Technology. 3. Dr Gayathri S and Kavya R, (2016), Optimization Techniques for Low Power VLSI Design,Volume 3, Issue 12, August 2016 p-i SSN: e-i SSN: X, International Journal of Research, pp 1-6. Year: Banushree,Hamsini C, Dr. S Gayathri, Dr. K T Veeramanju,(2017), Implementation of Sensor Actuator Application and Input Output Hardware Layer of AUTOSAR,Volume 6, Issue 2, March 2017 ISSN: IJESIT. 2. Banushree and Dr. S Gayathri, (2017), Implementation Of Sensor Diagnosis Based On Autosar, Vol.(8)Issue(3), e-issn: x IJLTET, pp Karthik B S and Dr. S Gayathri,(2017), Serial Communication As An Alternative Mechanism For Adb In Test Automation Of Android/Linux Dut, Vol.(8)Issue(3), e-issn: x IJLTET, pp
3 4. Dr Gayathri S,Vipin Rai P,Virupaksha H Kumareshan S and Yashodha R,(2017), Attendance System Using Face Recognition, Volume 6, Issue 3, May 2017 ISSN: IJESIT, pp Chandini S P and Dr. S Gayathri,(2017), Optimizing The Virtual Prototype To Speed Up Simulations, Volume 04 Issue 06 May 2017 p-issn: e-issn: X International Journal of Researchpp Dr. S Gayathri and Pooja BB,(2017), Datapath Design Closure Challenges: An Emphasis on Speed, Power and Area, Submitted August 2017 TCAS-I IEEE Transactions Circuits and devices, Regular paper. 7. Dr. S Gayathri and Lavanya S,(2017), Validation Of IOV Chain using OVM Technique, Submitted 2017 October IJRTET. 8. Dr. S Gayathri and Varsha R,(2017), Blind Digital Watermarking System Using 2d-Dct, Submitted 2017 October IJSIP. (d). List of publications in the International / National Conferences/ Symposia 1. RTL Synthesis of Case Study using Design Compiler-ICEECCOT-2017 in GSSS Mysusur in December Prevention of poaching of Tigers using wireless sensor network in IEEE IAIM 2017 Bengaluru in November Human Identification Based on Iris Recognition and Segmentation- International Conference on Signal, Image Processing, Communication & Automation in JSS ATE, Bengaluru in July Physical Implementation of Functional Blocks at Module Level Using Pre-Integration Flow A two day national conference on Emerging Trends In Wireless Communication And Signal Processing in NMANIT Nitte in March International Conference on Advanced materials and Technology- ICMAT in SJCE Mysusru in May th International Multi-Conference on Complexity, Informatics and Cybernetics Implementation of Fingerprint Recognition System on FPGA in Orlando Florida USA in Human Identification Based on Iris Recognition and Segmentation International conference on Signal, Image Processing, Communication & Automation in IEEE Bangalore Section JSSATE Bangalore in July 2017.
4 8. Fault coverage analysis using fault model and functional testing for DPM reduction at ICERECT in PESCE Mandya in December FPGA Implementation of Fingerprint recognition process Proc. of 2 nd Int. Conf. on Recent Trends in Signal Processing, Image Processing and VLSI in Don Bosco Institute of Technology Bangalore in May ASIC implementation of Image enhancement technique for fingerprint recognition process International Conference on Contemporary Computing and Informatics in SJCE Mysore in November FPGA Implementation of Fusion Technique for Fingerprint Application Proceedings of the 2 nd International Conference on Current trends in Engineering and management in VVCE Mysore in July Image Enhancement Technique for Fingerprint Recognition Process Proceedings Of International Conference on Engineering and Applied Science in Bangalore in March FPGA Implementation of Normalization block of Fingerprint recognition process Proc. of Int. Conf. on Recent Trends in Signal Processing, Image Processing and VLSI in Don Bosco Institute of Technology Bangalore in Febuary Implementation of Minutiae extraction and false minutiae elimination for Fingerprint Image on FPGA International conference on Emerging research in Electronics, computer science and Technology in PESCE Mandya in December Study of Thinning methodologies International conference on current trends in Engineering and management in VVCE Mysore in July Image Enhancement Technique for Fingerprint Recognition Process Proceedings Of International Conference on Engineering and Applied Science in Bangalore in July Sleep detection using Electroencephalography National conference on recent advancements in Engineering in Kolhapur, Pune in June 2012.
5
IMPLEMENTATION OF SENSOR DIAGNOSIS BASED ON AUTOSAR
International Journal of Latest Trends in Engineering and Technology Vol.(8)Issue(3), pp.215-221 DOI: http://dx.doi.org/10.21172/1.83.032 e-issn:2278-621x IMPLEMENTATION OF SENSOR DIAGNOSIS BASED ON AUTOSAR
More informationResearch Publications-2012
Research Publications-2012 International conference 1. Dr.Vasundhara Patel K S., Modeling of sigma delta ADC., Advances in Signal and image processing, sept 2012. 2. Arathi R Shankar., Mobile WiMAX Performance
More informationInternational Journal of Emerging Technology & Research
International Journal of Emerging Technology & Research Volume 1, Issue 5, July-Aug, 2014 (www.ijetr.org) ISSN (E): 2347-5900 ISSN (P): 2347-6079 Biometric Based Attendance Management System Using Wi-Fi
More informationFACULTY PROFILE. Total Experience : Academic : 7 Years and 3 Months. Degree Branch / Specialization College University
FACULTY PROFILE Name Designation Email ID : A.K.Kavitha : Assistant Professor : kavitha.ece@srit.org Area of Specialization : Wireless Communication Total Experience : Academic : 7 Years and 3 Industry
More informationPHOTO. 6 months -Seleicon Electronics 19.6 YRS Number of Workshops. Publications: Conference Journal National & International
Name: K.LAKSHMI JOSHITHA Designation: ASSISTANT PROFESSOR-GR I PHOTO Qualification: Area of specialization: Experience : (As On May2014) Number of workshop / FDP attended: M.E,(Ph.D) WIRELESS SENSOR NETWORKS
More informationSRAM Memory Layout Design in 180nm Technology
SRAM Memory Layout Design in 180nm Technology Praveen K N M.Tech in VLSI Design & Embedded Systems JSS Academy of Technical Education, Bengaluru, India B. G. Shivaleelavathi Professor, H.O. D ECE Department,
More informationCURRICULUM VITAE. Discipline University /Board Year % Secured. Indian Institute of Technology (IIT), Kharagpur. (NIT), Rourkela
CURRICULUM VITAE Name: Dr. ASHOK KUMAR TURUK Personal Data : Position Held: Assistant Professor Department : Computer Science & Engineering Office Address : Dept. of Computer Science & Engineering. (NIT)
More information2. BLOCK DIAGRAM Figure 1 shows the block diagram of an Asynchronous FIFO and the signals associated with it.
Volume 115 No. 8 2017, 631-636 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu DESIGNING ASYNCHRONOUS FIFO FOR LOW POWER DFT IMPLEMENTATION 1 Avinash
More informationVideo Watermarking Technique Based On Combined DCT and DWT Using PN Sequence Algorithm
Video Watermarking Technique Based On Combined DCT and DWT Using PN Sequence Algorithm Darshan M. S 1, Sudha B. S 2, 1 M.Tech Scholar, Department of ECE, Dr. Ambedkar Institute of Technology, Bangalore,
More informationAn Efficient Secure Multimodal Biometric Fusion Using Palmprint and Face Image
International Journal of Computer Science Issues, Vol. 2, 2009 ISSN (Online): 694-0784 ISSN (Print): 694-084 49 An Efficient Secure Multimodal Biometric Fusion Using Palmprint and Face Image Nageshkumar.M,
More informationHitachi-GE Nuclear Energy, Ltd. UK ABWR GENERIC DESIGN ASSESSMENT Resolution Plan for RO-ABWR-0027 Hardwired Back Up System
Hitachi-GE Nuclear Energy, Ltd. UK ABWR GENERIC DESIGN ASSESSMENT Resolution Plan for RO-ABWR-0027 Hardwired Back Up System RO TITLE: Hardwired Back Up System REVISION : 5 Overall RO Closure Date (Planned):
More informationDesign of Filter for Fingerprint Application on FPGA
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 04, 2015 ISSN (online): 2321-0613 S Gayathri 1 Tanveerahamad Rozewale 2 1 Associate Professor 1,2 Department of Electronics
More informationResearch Papers Published in Refereed International Journals
List of Publications [38] Research Papers Published in Refereed International Journals 1. H S Guruprasad, H D Maheshappa, Dynamic Load Sharing Policy in Distributed VoD using agents, International Journal
More informationInternational Journal of Modern Trends in Engineering and Research. Synthesis and Implementation of PLC on FPGA
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 2-4 July, 2015 Synthesis and Implementation of PLC on FPGA Sonali Khairnar 1, Savita Sandip
More informationNovel Design of Dual Core RISC Architecture Implementation
Journal From the SelectedWorks of Kirat Pal Singh Spring May 18, 2015 Novel Design of Dual Core RISC Architecture Implementation Akshatha Rai K, VTU University, MITE, Moodbidri, Karnataka Basavaraj H J,
More informationFPGA Implementation of Normalization block of Fingerprint Recognition Process
Proc. of Int. Conf. on Recent Trends in Signal Processing, Image Processing and VLSI, ICrtSIV FPGA Implementation of Normalization block of Fingerprint Recognition Process S. Gayathri 1 and V Sridhar 2
More informationPHOTO YRS Number of Workshops. Publications: Conference Journal National& International. Patents: National International
Name: K.LAKSHMI JOSHITHA Designation: ASSISTANT PROFESSOR-GR I PHOTO Qualification: Area of specialization: Experience : (As On May2014) Number of workshop / FDP attended: M.E,(Ph.D) WIRELESS SENSOR NETWORKS
More informationModeling And Simulation Of Microcode Based Asynchronous Memory Built In Self Test For Fault Detection Using Verilog
Modeling And Simulation Of Microcode Based Asynchronous Memory Built In Self Test For Fault Detection Using Verilog Amruta P. Auradkar # and Dr. R. B. Shettar * # M.Tech.,2 nd year, Digital Electronics,
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) ISSN 0976 6464(Print) ISSN 0976 6472(Online) Volume 4, Issue 6, November - December, 2013, pp. 85-92 IAEME: www.iaeme.com/ijecet.asp
More informationVLSI Testing. Fault Simulation. Virendra Singh. Indian Institute of Science Bangalore
VLSI Testing Fault Simulation Virendra Singh Indian Institute of Science Bangalore virendra@computer.org E0 286: Test & Verification of SoC Design Lecture - 4 Jan 25, 2008 E0-286@SERC 1 Fault Model - Summary
More informationA NOVEL APPROACH TO EXTEND STANDBY BATTERY LIFE FOR MOBILE DEVICES
A NOVEL APPROACH TO EXTEND STANDBY BATTERY LIFE FOR MOBILE DEVICES Tejas H 1, B S Renuka 2, Vikas Mishra 3 1 Industrial Electronics, SJCE, Mysore 2 Department of Electronics and Communication, SJCE, Mysore
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor(SJIF): 3.134 e-issn(o): 2348-4470 p-issn(p): 2348-6406 International Journal of Advance Engineering and Research Development Volume 2,Issue 7, July -2015 Estimation
More informationMultimodal Biometric System by Feature Level Fusion of Palmprint and Fingerprint
Multimodal Biometric System by Feature Level Fusion of Palmprint and Fingerprint Navdeep Bajwa M.Tech (Student) Computer Science GIMET, PTU Regional Center Amritsar, India Er. Gaurav Kumar M.Tech (Supervisor)
More informationDesign and Implementation of detecting the failure of sensor node based on RTT time and RTPs in WSNs
Design and Implementation of detecting the failure of sensor node based on RTT time and RTPs in WSNs Girish K 1 and Mrs. Shruthi G 2 1 Department of CSE, PG Student Karnataka, India 2 Department of CSE,
More informationDesign and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari
Design and Verification of Serial Peripheral Interface ISSN: 2321-9939 Design and Verification of Serial Peripheral Interface 1 Ananthula Srinivas, 2 M.Kiran Kumar, 3 Jugal Kishore Bhandari 1,3 MTech Student,
More informationReal Time Hardware Co-Simulation for Image Processing Algorithms Using Xilinx System Generator
International Journal on Electrical Engineering and Informatics - Volume 7, Number 4, Desember 2015 Real Time Hardware Co-Simulation for Image Processing Algorithms Using Xilinx System Generator Mohammed
More informationDesign Issues in Hardware/Software Co-Design
Volume-2, Issue-1, January-February, 2014, pp. 01-05, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 ABSTRACT Design Issues in Hardware/Software Co-Design R. Ganesh Sr. Asst. Professor,
More informationDesign & Analysis of 16 bit RISC Processor Using low Power Pipelining
International OPEN ACCESS Journal ISSN: 2249-6645 Of Modern Engineering Research (IJMER) Design & Analysis of 16 bit RISC Processor Using low Power Pipelining Yedla Venkanna 148R1D5710 Branch: VLSI ABSTRACT:-
More informationSoftware Implementation of Break-Up Algorithm for Logic Minimization
vol. 2, no. 6. 2, pp. 141-145, 2017 DOI: https://doi.org/10.24999/ijoaem/02060034 Software Implementation of Break-Up Algorithm for Logic Minimization Koustuvmoni Bharadwaj and Sahadev Roy Abstract In
More informationPayal Gulati. House No. 1H-36, NIT, Faridabad E xp e r i e nc e
Payal Gulati House No. 1H-36, NIT, gulatipayal@yahoo.co.in Total Experience: 9.5 years E xp e r i e nc e Currently working as Assistant Professor (IT) in YMCA University of Science & Technology, since
More informationEfficient Comparator based Sum of Absolute Differences Architecture for Digital Image Processing Applications
Efficient Comparator based Sum of Absolute Differences Architecture for Digital Image Processing Applications Narendra C.P Asst. Professor, Dept. of ECE Bangalore Institute of Technology Bangalore, India.
More informationDesign and Verification Point-to-Point Architecture of WISHBONE Bus for System-on-Chip
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 2, May 2014, PP 155-159 Design and Verification Point-to-Point Architecture of WISHBONE Bus for System-on-Chip Chandrala
More informationDesign and Verification of Area Efficient High-Speed Carry Select Adder
Design and Verification of Area Efficient High-Speed Carry Select Adder T. RatnaMala # 1, R. Vinay Kumar* 2, T. Chandra Kala #3 #1 PG Student, Kakinada Institute of Engineering and Technology,Korangi,
More informationDesign of an Efficient 128-Bit Carry Select Adder Using Bec and Variable csla Techniques
Design of an Efficient 128-Bit Carry Select Adder Using Bec and Variable csla Techniques B.Bharathi 1, C.V.Subhaskar Reddy 2 1 DEPARTMENT OF ECE, S.R.E.C, NANDYAL 2 ASSOCIATE PROFESSOR, S.R.E.C, NANDYAL.
More informationFPGA based Simulation of Clock Gated ALU Architecture with Multiplexed Logic Enable for Low Power Applications
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 04, 2015 ISSN (online): 2321-0613 FPGA based Simulation of Clock Gated ALU Architecture with Multiplexed Logic Enable for
More informationAcademic Record Degree Discipline Institute University Year Award Master of. First Class Technology
Naveen R Chanukotimath Assistant Professor Dept. of Information Science & Engineering GM Institute of Technology Davanagere - 577006 Karnataka State, INDIA Contact No. +91 9449626528 E-Mail: naveenrcm@gmit.ac.in
More informationExample. Section: PS 709 Examples of Calculations of Reduced Hours of Work Last Revised: February 2017 Last Reviewed: February 2017 Next Review:
Following are three examples of calculations for MCP employees (undefined hours of work) and three examples for MCP office employees. Examples use the data from the table below. For your calculations use
More informationASIC, Customer-Owned Tooling, and Processor Design
ASIC, Customer-Owned Tooling, and Processor Design Design Style Myths That Lead EDA Astray Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths COT is a design style that
More informationDigital Systems Testing
Digital Systems Testing Verilog HDL for Design and Test Moslem Amiri, Václav Přenosil Embedded Systems Laboratory Faculty of Informatics, Masaryk University Brno, Czech Republic amiri@mail.muni.cz prenosil@fi.muni.cz
More informationRTL DESIGN OF EFFICIENT MODIFIED RUN- LENGTH ENCODING ARCHITECTURES USING VERILOG HDL
International Journal of Electronics and Communication Engineering and Technology (IJECET) Volume 8, Issue 1, January - February 2017, pp. 52 57, Article ID: IJECET_08_01_006 Available online at http://www.iaeme.com/ijecet/issues.asp?jtype=ijecet&vtype=8&itype=1
More informationAUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM
AUTONOMOUS RECONFIGURATION OF IP CORE UNITS USING BLRB ALGORITHM B.HARIKRISHNA 1, DR.S.RAVI 2 1 Sathyabama Univeristy, Chennai, India 2 Department of Electronics Engineering, Dr. M. G. R. Univeristy, Chennai,
More informationVLSI Testing. Introduction. Virendra Singh Indian Institute of Science Bangalore
VLSI Testing Introduction Virendra Singh Indian Institute of Science Bangalore virendra@computer.org E0 286: Test & Verification of SoC Design Lecture - 1 Reading Material Text Book: M.L. Bushnell and
More informationDesigning and Characterization of koggestone, Sparse Kogge stone, Spanning tree and Brentkung Adders
Vol. 3, Issue. 4, July-august. 2013 pp-2266-2270 ISSN: 2249-6645 Designing and Characterization of koggestone, Sparse Kogge stone, Spanning tree and Brentkung Adders V.Krishna Kumari (1), Y.Sri Chakrapani
More informationDegree Branch / Specialization College University CSE SONA COLLEGE OF TECHNOLOGY : ASSISTANT PROFESSOR (SENIOR GRADE) ASSISTANT PROFESSOR
FACULTY PROFILE Name Designation Email ID : NISHA SOMS : ASSISTANT PROFESSOR (SENIOR GRADE) : nishasoms.cse@srit.org Area of Specialization : Wireless Ad Hoc Networks, Mobile Computing Cryptography and
More informationFingerprint Image Enhancement Algorithm and Performance Evaluation
Fingerprint Image Enhancement Algorithm and Performance Evaluation Naja M I, Rajesh R M Tech Student, College of Engineering, Perumon, Perinad, Kerala, India Project Manager, NEST GROUP, Techno Park, TVM,
More informationPublished in: Proceedings of the 3rd International Symposium on Environment-Friendly Energies and Applications (EFEA 2014)
Aalborg Universitet SSTL I/O Standard based environment friendly energyl efficient ROM design on FPGA Bansal, Neha; Bansal, Meenakshi; Saini, Rishita; Pandey, Bishwajeet; Kalra, Lakshay; Hussain, Dil muhammed
More informationHigh Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs
Vol. 3, Issue. 5, Sep - Oct. 2013 pp-2894-2900 ISSN: 2249-6645 High Speed Fault Injection Tool (FITO) Implemented With VHDL on FPGA For Testing Fault Tolerant Designs M. Reddy Sekhar Reddy, R.Sudheer Babu
More informationMulti-Gigahertz Parallel FFTs for FPGA and ASIC Implementation
Multi-Gigahertz Parallel FFTs for FPGA and ASIC Implementation Doug Johnson, Applications Consultant Chris Eddington, Technical Marketing Synopsys 2013 1 Synopsys, Inc. 700 E. Middlefield Road Mountain
More informationImage Processing and Watermark
IJCST Vo l. 7, Is s u e 1, Ja n - Ma r c h 2016 ISSN : 0976-8491 (Online) ISSN : 2229-4333 (Print) Image Processing and Watermark 1 Dr. Amit Verma, 2 Navdeep Kaur Gill 1,2 Dept. Computer Science and Engineering,
More informationHARDWARE IMPLEMENTATION OF LOSSLESS LZMA DATA COMPRESSION ALGORITHM
HARDWARE IMPLEMENTATION OF LOSSLESS LZMA DATA COMPRESSION ALGORITHM Parekar P. M. 1, Thakare S. S. 2 1,2 Department of Electronics and Telecommunication Engineering, Amravati University Government College
More informationHardware-Software Codesign. 1. Introduction
Hardware-Software Codesign 1. Introduction Lothar Thiele 1-1 Contents What is an Embedded System? Levels of Abstraction in Electronic System Design Typical Design Flow of Hardware-Software Systems 1-2
More informationHardware Software Codesign of Embedded Systems
Hardware Software Codesign of Embedded Systems Rabi Mahapatra Texas A&M University Today s topics Course Organization Introduction to HS-CODES Codesign Motivation Some Issues on Codesign of Embedded System
More informationLow Power VLSI Implementation of the DCT on Single
VLSI DESIGN 2000, Vol. 11, No. 4, pp. 397-403 Reprints available directly from the publisher Photocopying permitted by license only (C) 2000 OPA (Overseas Publishers Association) N.V. Published by license
More informationDEVELOPMENT AND VERIFICATION OF AHB2APB BRIDGE PROTOCOL USING UVM TECHNIQUE
DEVELOPMENT AND VERIFICATION OF AHB2APB BRIDGE PROTOCOL USING UVM TECHNIQUE N.G.N.PRASAD Assistant Professor K.I.E.T College, Korangi Abstract: The AMBA AHB is for high-performance, high clock frequency
More informationThe ECE Curriculum. Prof. Bruce H. Krogh Associate Dept. Head.
The ECE Curriculum Prof. Bruce H. Krogh Associate Dept. Head krogh@ece.cmu.edu 1 Freshman year ECE Core Courses 18-100 Introduction to Electrical and Computer Engineering physical devices analog circuits
More informationImplementation of IEEE754 Floating Point Multiplier
Implementation of IEEE754 Floating Point Multiplier A Kumutha 1 Shobha. P 2 1 MVJ College of Engineering, Near ITPB, Channasandra, Bangalore-67. 2 MVJ College of Engineering, Near ITPB, Channasandra, Bangalore-67.
More informationPalmprint Recognition Using Transform Domain and Spatial Domain Techniques
Palmprint Recognition Using Transform Domain and Spatial Domain Techniques Jayshri P. Patil 1, Chhaya Nayak 2 1# P. G. Student, M. Tech. Computer Science and Engineering, 2* HOD, M. Tech. Computer Science
More informationAbstract. Keywords: Genetic Algorithm, Mean Square Error, Peak Signal to noise Ratio, Image fidelity. 1. Introduction
A Report on Genetic Algorithm based Steganography for Image Authentication by Amrita Khamrui Enrolled Scholar Department of Computer Science & Engineering, Kalyani University Prof. (Dr.) J K Mandal Professor
More informationBiometric Security Technique: A Review
ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Indian Journal of Science and Technology, Vol 9(47), DOI: 10.17485/ijst/2016/v9i47/106905, December 2016 Biometric Security Technique: A Review N. K.
More informationTesting Digital Systems I
Testing Digital Systems I Lecture 1: Introduction Instructor: M. Tahoori Copyright 2011, M. Tahoori TDS I: Lecture 1 1 Today s Lecture Logistics Course Outline Introduction Copyright 2011, M. Tahoori TDS
More informationHardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team
Hardware-Software Co-Design and Prototyping on SoC FPGAs Puneet Kumar Prateek Sikka Application Engineering Team 2015 The MathWorks, Inc. 1 Agenda Integrated Hardware / Software Top down Workflow for SoC
More informationFPGA Implementation of ALU Based Address Generation for Memory
International Journal of Emerging Engineering Research and Technology Volume 2, Issue 8, November 2014, PP 76-83 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) FPGA Implementation of ALU Based Address
More informationISSN: [Krishan Bala* et al., 6(12): December, 2017] Impact Factor: 4.116
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY ENERGY EFFICIENT CLUSTERING HIERARCHY PROTOCOL IN WSN BASED ON RIDGE METHOD CLUSTER HEAD SELECTION Krishan Bala *1, Paramjeet
More informationVLSI Based 16 Bit ALU with Interfacing Circuit
Available online at www.ijiere.com International Journal of Innovative and Emerging Research in Engineering e-issn: 2394-3343 p-issn: 2394-5494 VLSI Based 16 Bit ALU with Interfacing Circuit Chandni N.
More informationImplementation of Aadhaar Based EVM
Implementation of Aadhaar Based EVM Kiran Chavan 1, Kashinath Raut 2, Ashish Bhingardive 3, Yogesh Kolape 4, D. M. Ujalambkar 5 1, 2, 3, 4, 5 Computer Department, Savitribai Phule Pune University Abstract:
More informationDESIGN, LAYOUT AND SIMULATION OF 8 BIT ARITHMETIC AND LOGIC UNIT USING C5 PROCESS TECHNOLOGY
DESIGN, LAYOUT AND SIMULATION OF 8 BIT ARITHMETIC AND LOGIC UNIT USING C5 PROCESS TECHNOLOGY Priyal Grover 1, Assist. Prof. HemantVerma 2 1,2 Department of Electronics and Communication Engineering Technocrats
More informationMentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs. Fall 2004
Mentor Graphics Solutions Enable Fast, Efficient Designs for Altera s FPGAs Fall 2004 Agenda FPGA design challenges Mentor Graphics comprehensive FPGA design solutions Unique tools address the full range
More informationAn Algorithm for Feature Level Fusion in Multimodal Biometric System
An Algorithm for Feature Level Fusion in Multimodal Biometric System 1 S.K.Bhardwaj 1 Research Scholar, Singhania University, Jhunjhunu, Rajasthan (India) Abstract The increasing demand for high secure
More informationOptimizing Wireless Network Using Combination of Auto Summarization and EIGRP Protocol
Optimizing Wireless Network Using Combination of Auto Summarization and EIGRP Protocol Ravjot Singh Syal, Kamaljit Kaur M.Tech Student, Dept. of CSE, Sri Guru Granth Sahib World University, Punjab, India
More informationInternational Journal of Computer Sciences and Engineering. Research Paper Volume-6, Issue-2 E-ISSN:
International Journal of Computer Sciences and Engineering Open Access Research Paper Volume-6, Issue-2 E-ISSN: 2347-2693 Implementation Sobel Edge Detector on FPGA S. Nandy 1*, B. Datta 2, D. Datta 3
More informationDO-254 Implementation of CAN for Mil-Aero/ Safety Critical Applications
DO-254 Implementation of CAN for Mil-Aero/ Safety Critical Applications Reshma N 1, Dr. Srividya P 2, Kumaraswamy K V 3 P.G. Student (VLSI Design and Embedded Systems), Dept. of E.C.E, SJBIT, Bengaluru,
More information128 Bit ECB-AES Crypto Core Design using Rijndeal Algorithm for Secure Communication
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 03, 2014 ISSN (online): 2321-0613 128 Bit ECB-AES Crypto Core Design using Rijndeal Algorithm for Secure Communication
More informationRealization of BCD and Binary Inter Conversions and Coil Control Operations for Ladder Diagram based Programmable Controller
Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 10, Number 5 (2017) pp. 815-824 Research India Publications http://www.ripublication.com Realization of BCD and Binary Inter Conversions
More informationAddressing Fixed Point Design Challenges
Addressing Fixed Point Design Challenges Manohar Reddy M Application Engineer MathWorks India Manohar.Reddy@mathworks.in 2015 The MathWorks, Inc. 1 Fixed Point Design Challenges Consideration Floating
More informationIMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS
IMPLEMENTATION OF OPTIMIZED 128-POINT PIPELINE FFT PROCESSOR USING MIXED RADIX 4-2 FOR OFDM APPLICATIONS K. UMAPATHY, Research scholar, Department of ECE, Jawaharlal Nehru Technological University, Anantapur,
More informationColour Object Counting and Sorting Mechanism Using Image Processing Approach Avadhoot R.Telepatil 1, 2 Prashant M. Jadhav 2 1
e-issn: 2349-9745 p-issn: 2393-8161 Scientific Journal Impact Factor (SJIF): 1.711 International Journal of Modern Trends in Engineering and Research www.ijmter.com Colour Object Counting and Sorting Mechanism
More informationEncryption / decryption system. Fig.1. Block diagram of Hummingbird
801 Lightweight VLSI Design of Hybrid Hummingbird Cryptographic Algorithm NIKITA ARORA 1, YOGITA GIGRAS 2 12 Department of Computer Science, ITM University, Gurgaon, INDIA 1 nikita.0012@gmail.com, 2 gigras.yogita@gmail.com
More informationMedian Filter Algorithm Implementation on FPGA for Restoration of Retina Images
Median Filter Algorithm Implementation on FPGA for Restoration of Retina Images Priyanka CK, Post Graduate Student, Dept of ECE, VVIET, Mysore, Karnataka, India Abstract Diabetic Retinopathy is one of
More informationEE434 ASIC & Digital Systems Testing
EE434 ASIC & Digital Systems Testing Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Introduction VLSI realization process Verification and test Ideal and real tests Costs of testing Roles of testing A
More informationSystem Verification of Hardware Optimization Based on Edge Detection
Circuits and Systems, 2013, 4, 293-298 http://dx.doi.org/10.4236/cs.2013.43040 Published Online July 2013 (http://www.scirp.org/journal/cs) System Verification of Hardware Optimization Based on Edge Detection
More informationFINGERPRINT RECOGNITION FOR HIGH SECURITY SYSTEMS AUTHENTICATION
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 3, Issue 1, Mar 2013, 155-162 TJPRC Pvt. Ltd. FINGERPRINT RECOGNITION
More informationBibliography. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, Practical Software Reuse, Donald J. Reifer, Wiley, 1997.
Bibliography Books on software reuse: 1. 2. Measuring Software Reuse, Jeffrey S. Poulin, Addison-Wesley, 1997. Practical Software Reuse, Donald J. Reifer, Wiley, 1997. Formal specification and verification:
More informationFast Image Matching on Web Pages
Fast Image Matching on Web Pages HAZEM M. EL-BAKRY Faculty of Computer Science & Information Systems, Mansoura University, EGYPT E-mail: helbakry20@yahoo.com NIKOS MASTORAKIS Technical University of Sofia,
More informationFinger Print Enhancement Using Minutiae Based Algorithm
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 8, August 2014,
More informationDesign and Functional Verification of Four Way Set Associative Cache Controller
International Journal of Research in Computer and Communication Technology, Vol 4, Issue 3, March -2015 ISSN (Online) 2278-5841 ISSN (Print) 2320-5156 Design and Functional Verification of Four Way Set
More informationHardware/Software Co-design
Hardware/Software Co-design Zebo Peng, Department of Computer and Information Science (IDA) Linköping University Course page: http://www.ida.liu.se/~petel/codesign/ 1 of 52 Lecture 1/2: Outline : an Introduction
More informationD.JAYAPRAKASH. Consultancy Work
D.JAYAPRAKASH Assistant Professor, Department of Computer Science and Engineering,, Omalur, Tamilnadu, India. Experience: 9.0 Years E-Mail: jayaprakash.cse@dgct.ac.in Contact No: +91 9894337244 Experience
More informationFPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression
FPGA Implementation of Multiplierless 2D DWT Architecture for Image Compression Divakara.S.S, Research Scholar, J.S.S. Research Foundation, Mysore Cyril Prasanna Raj P Dean(R&D), MSEC, Bangalore Thejas
More informationEnergy Conservation through Sleep Scheduling in Wireless Sensor Network 1. Sneha M. Patil, Archana B. Kanwade 2
Energy Conservation through Sleep Scheduling in Wireless Sensor Network 1. Sneha M. Patil, Archana B. Kanwade 2 1 Student Department of Electronics & Telecommunication, SITS, Savitribai Phule Pune University,
More informationGurmeet Kaur 1, Parikshit 2, Dr. Chander Kant 3 1 M.tech Scholar, Assistant Professor 2, 3
Volume 8 Issue 2 March 2017 - Sept 2017 pp. 72-80 available online at www.csjournals.com A Novel Approach to Improve the Biometric Security using Liveness Detection Gurmeet Kaur 1, Parikshit 2, Dr. Chander
More informationDesign Space Exploration Using Parameterized Cores
RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS UNIVERSITY OF WINDSOR Design Space Exploration Using Parameterized Cores Ian D. L. Anderson M.A.Sc. Candidate March 31, 2006 Supervisor: Dr. M. Khalid 1 OUTLINE
More informationKeywords: Soft Core Processor, Arithmetic and Logical Unit, Back End Implementation and Front End Implementation.
ISSN 2319-8885 Vol.03,Issue.32 October-2014, Pages:6436-6440 www.ijsetr.com Design and Modeling of Arithmetic and Logical Unit with the Platform of VLSI N. AMRUTHA BINDU 1, M. SAILAJA 2 1 Dept of ECE,
More informationBus Matrix Synthesis Based On Steiner Graphs for Power Efficient System on Chip Communications
Bus Matrix Synthesis Based On Steiner Graphs for Power Efficient System on Chip Communications M.Jasmin Assistant Professor, Department Of ECE, Bharath University, Chennai,India ABSTRACT: Power consumption
More informationMiddleware for Ubiquitous Computing
Middleware for Ubiquitous Computing Software Testing for Mobile Computing National Institute of Informatics Ichiro Satoh Abstract When a portable computing device is moved into and attached to a new local
More informationKeywords:- Fingerprint Identification, Hong s Enhancement, Euclidian Distance, Artificial Neural Network, Segmentation, Enhancement.
Volume 5, Issue 8, August 2015 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Embedded Algorithm
More informationPower Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder
Power Optimized Programmable Truncated Multiplier and Accumulator Using Reversible Adder Syeda Mohtashima Siddiqui M.Tech (VLSI & Embedded Systems) Department of ECE G Pulla Reddy Engineering College (Autonomous)
More informationOverview of Digital Design Methodologies
Overview of Digital Design Methodologies ELEC 5402 Pavan Gunupudi Dept. of Electronics, Carleton University January 5, 2012 1 / 13 Introduction 2 / 13 Introduction Driving Areas: Smart phones, mobile devices,
More informationApproach to Increase Accuracy of Multimodal Biometric System for Feature Level Fusion
Approach to Increase Accuracy of Multimodal Biometric System for Feature Level Fusion Er. Munish Kumar, Er. Prabhjit Singh M-Tech(Scholar) Global Institute of Management and Emerging Technology Assistant
More informationFingerprint Identification System Based On Neural Network
Fingerprint Identification System Based On Neural Network Mr. Lokhande S.K., Prof. Mrs. Dhongde V.S. ME (VLSI & Embedded Systems), Vishwabharati Academy s College of Engineering, Ahmednagar (MS), India
More informationBiodata. Name: Ms. Jyoti M. Hurakadli. Designation: Associate Professor. Qualification: M.Tech (Computer Network Engineering),
Biodata Name: Ms. Jyoti M. Hurakadli Designation: Associate Professor Qualification: M.Tech (Computer Network Engineering), B.E. (Computer Science and Engineering) Specialization: Computer Networking Date
More information