ECP5 Product Families Update - Errata to Soft Error Detection (SED) Function
|
|
|
- Calvin Long
- 5 years ago
- Views:
Transcription
1 Product Bulletin PB1384 April 2017 Rev 1.0 ECP5 Product Families Update - Errata to Soft Error Detection (SED) Function Product Affected: All ECP5 TM product families (ECP5, ECP5-5G, ECP5 Automotive) are affected by this Product Bulletin. Customers Affected: Only customers with designs that use both Soft Error Detect (SED) function and Distributed RAM in the same design are affected. Customers not using the SED function or using the SED function without Distributed RAM are not affected by this product bulletin. Customers implementing new designs with SED function should follow the guidelines in this document to avoid using Distributed RAM in their design. Description of Discrepancy from Data Sheet and TN1184: Soft Error Detect (SED) is a hardened (but optional) function implemented in ECP5 TM product families. When enabled, SED runs in the background while user logic is actively running in the FPGA, to detect Single Event Upsets (SEUs) in the configuration memory data stored in the FPGA. This hardened function reads the configuration memory data in the background, and compares it to a calculated Cyclic Redundancy Check (CRC) stored in the device to determine if there is any configuration memory state-change due to SEU. Upon detection of such error, the hardened SED sends a signal externally to a Controller so appropriate steps can be taken to mitigate the error. TN1184 (LatticeECP3, ECP5 and ECP5-5G Soft Error Detection (SED)/Correction (SEC) Usage Guide) specifies that EBR and distributed memory contents are ignored in CRC generation. It has been found that when distributed memory is used in the user design, the contents are not excluded in the CRC generation, causing the SED function to erroneously report an SEDERROR. Lattice Semiconductor Corp. ECP5 Product Families Update - SED, April 2017 Page 1 of 6
2 Planned ECP5 Fix: Lattice intends to resolve this discrepancy in the next revision of the product in Q Lattice will announce the next revision through the PCN process. For additional questions regarding existing product on the Affected Device list, please contact Lattice Technical Support team through your local Field Applications Engineers. Effects to Current Customer Design: On the affected devices, customers using the SED function will need to ensure that Distributed RAM is not used in the design. If the current design is using Distributed RAM, it needs to be replaced with EBR memory. There are 4 ways user instantiates a memory module: 1. In Clarity Design 2. With PMI Module Generator 3. In Reveal Inserter 4. Inferred Memories 1. Clarity Design: When opening up the Catalog tab in Clarity Designer, under Memory Modules there are 2 types of memory that can be chosen, as shown below: For a design that uses SED function, the distributed_xxx (shown in red box) should not be used; EBR memory should be used instead. If the design is already using Distributed RAM, a new memory should be created with EBR to replace the existing one that is using Distributed RAM. Lattice Semiconductor Corp. ECP5 Product Families Update - SED, April 2017 Page 2 of 6
3 2. PMI Module Generator: Similarly, if the memory is created in the PMI Module Generator, there are distributed_xxx memory selections in the list, as shown below: For a design that uses SED function, the distributed_xxx (shown in red box) should not be used; EBR (shown in blue box) should be used instead. If the design is already using Distributed RAM, a new memory should be created with EBR to replace the existing one that is using Distributed RAM. Lattice Semiconductor Corp. ECP5 Product Families Update - SED, April 2017 Page 3 of 6
4 3. Reveal Inserter: Reveal Capture needs memory to store the data to be displayed. When Reveal Inserter is being added, the following dialog screen can be seen: For a design that uses SED function, the Disable all Distributed RAMs box needs to be checked. If the existing Reveal module did not have Distributed RAM disabled, Reveal Inserter needs to be generated again to replace the existing Reveal module. Lattice Semiconductor Corp. ECP5 Product Families Update - SED, April 2017 Page 4 of 6
5 4. Inferred Memories: Lattice Diamond Design Software allows memories to be inferred. Inferred memories could be mapped into Distributed RAM, which would cause SED to not function correctly. To avoid the use of Distributed RAM when Diamond Software infers memories, if Lattice Synthesis Engine (LSE) is selected as the synthesis tool in the design, customer can disable the use of Distributed RAM. Go to Project pull-down menu, and select Active Strategy -> LSE Settings. The following window will pop up: Set the Disable Distributed RAM setting to True, and re-compile the design. This will exclude the use of Distributed RAM in the design. For designs using Synplify Pro, the customer will need to change the synthesis engine to LSE. Go to Project pull-down menu, and select Active Implementation -> Select Synthesis Tool. The following window will pop up: Lattice Semiconductor Corp. ECP5 Product Families Update - SED, April 2017 Page 5 of 6
6 Set the Synthesis Tool setting to Lattice LSE. Changing synthesis tool will require the modules generated in Clarity Designer to be re-configured. Once re-configured, customer can re-compile the design, and the Distributed RAM will be excluded. Note: In addition to the 4 methods described above, Distributed RAM can also get instantiated if customer design is using a Lattice IP Core that utilizes Distributed RAM. Since some IP Cores are designed with Distributed RAM generated via PMI Module Generator, disabling Distributed RAM in LSE will not prevent such IP Cores from using Distributed RAM. Please contact Lattice Technical Support if you encounter this issue. Customer Acknowledgment: By using the devices in the Affected Devices list, the customer acknowledges that SED does not function correctly when the design uses Distributed RAM and has been provided with instructions on how to avoid using Distributed RAM in the design. Lattice Semiconductor Home Page: Application & Literature hotline: LATTICE Date Revision Description of Revision April 14, Initial Release Lattice Semiconductor Corp. ECP5 Product Families Update - SED, April 2017 Page 6 of 6
LatticeECP2/M Soft Error Detection (SED) Usage Guide
Detection (SED) Usage Guide July 2008 Introduction Technical Note TN1113 Soft errors occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon
Gamma Corrector IP Core User Guide
Gamma Corrector IP Core User Guide March 2015 IPUG64_1.3 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 5 Chapter 2. Functional Description... 6 Block Diagram... 6 Gamma Correction
LatticeXP2 Soft Error Detection (SED) Usage Guide
Detection (SED) Usage Guide October 2012 Introduction Technical Note TN1130 Soft errors occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon
LCMXO3LF-9400C SED/SEC Demo
FPGA-UG-02023 Version 1.0 June 2017 Contents 1. Introduction... 4 1.1. Demo Design Overview... 4 1.2. MachXO3-9400 Development Board and Resources... 5 2. Functional Description... 6 3. Demo Package...
FPGA Block Modular Design Tutorial
FPGA Block Modular Design Tutorial Introduction This tutorial describes the Block Modular Design (BMD) methodology and relative tools in isplever that assist distributed teams in collaborating on large
MachXO3 Soft Error Detection (SED)/ Correction (SEC) Usage Guide
March 2017 Technical Note TN1292 Introduction Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became an
Face Tracking Using Convolutional Neural Network Accelerator IP Reference Design
Face Tracking Using Convolutional Neural Network Accelerator IP FPGA-RD-02037-1.0 May 2018 Contents 1. Introduction... 4 2. Related Documentation... 5 2.1. Soft IP Document... 5 2.2. Diamond Document...
11. SEU Mitigation in Stratix IV Devices
11. SEU Mitigation in Stratix IV Devices February 2011 SIV51011-3.2 SIV51011-3.2 This chapter describes how to use the error detection cyclical redundancy check (CRC) feature when a Stratix IV device is
Power Estimation and Management for LatticeECP/EC and LatticeXP Devices
for LatticeECP/EC and LatticeXP Devices September 2012 Introduction Technical Note TN1052 One of the requirements when using FPGA devices is the ability to calculate power dissipation for a particular
FPGA Block Modular Design Tutorial
FPGA Block Modular Design Tutorial Introduction This tutorial describes the Block Modular Design (BMD) methodology and relative tools in isplever that assist distributed teams in collaborating on large
Object Counting Using Convolutional Neural Network Accelerator IP Reference Design
Object Counting Using Convolutional Neural Network Accelerator IP FPGA-RD-02036 Version 1.1 September 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Related Documentation... 5 2.1.
LatticeECP2/M Density Migration
August 2007 Introduction Technical Note TN1160 Due to the programmable nature of FPGA devices, parts are chosen based on estimates of a system s design requirements. Choices of which FPGA to implement
Median Filter IP Core User s Guide
Median Filter IP Core User s Guide December 2010 IPUG87_01.0 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 4 Chapter 2. Functional Description... 6 Key Concepts... 6 Block
Byte-to-Pixel Converter IP User Guide
FPGA-IPUG-02027 Version 1.0 July 2017 Contents 1. Introduction... 4 1.1. Quick Facts... 4 1.2. Features... 5 1.3. Conventions... 5 1.3.1. Nomenclature... 5 1.3.2. Data Ordering and Data Types... 5 1.3.3.
LED1 LED2. Capacitive Touch Sense Controller LED3 LED4
October 2012 Introduction Reference Design RD1136 Capacitive sensing is a technology based on capacitive coupling which takes human body capacitance as input. Capacitive touch sensors are used in many
PCI Express Basic Demo Verilog Source Code User s Guide
Verilog Source Code User s Guide December 2010 UG15_01.3 Introduction This user s guide provides details of the Verilog code used for the Lattice. A block diagram of the entire design is provided followed
JESD204B IP Core User Guide
FPGA-IPUG-02010 Version 2.3 June 2017 Contents 1. Introduction... 4 1.1. Quick Facts... 4 1.2. Features... 5 1.3. What is Not Supported... 5 1.4. Conventions... 6 1.5. Data Ordering and Data Types... 6
PCI Express Throughput Demo Verilog Source Code User s Guide
Verilog Source Code User s Guide December 2009 UG07_01.4 Introduction This user s guide provides details of the Verilog code used for the Lattice PCI Express SFIF Demo (also known as the Throughput Demo).
Low-Cost Serial RapidIO to TI 6482 Digital Signal Processor Interoperability with LatticeECP3
October 2010 Introduction Technical Note TN1214 The RapidIO Interconnect Architecture is an industry-standard, packet-based interconnect technology that provides a reliable, high-performance interconnect
Minimizing System Interruption During Configuration Using TransFR Technology
October 2015 Technical Note TN1087 Introduction One of the fundamental benefits of using an FPGA is the ability to reconfigure its functionality without removing the device from the system. A number of
Programming External SPI Flash through JTAG for ECP5/ECP5-5G Technical Note
Programming External SPI Flash through JTAG for ECP5/ECP5-5G FPGA-TN-02050 Version 1.0 October 2017 Contents Acronyms in This Document... 4 1. Introduction... 5 1.1. Features... 5 2. Programming External
LatticeECP3 and ECP5 10 Gb Ethernet MAC IP Core User Guide
LatticeECP3 and ECP5 December 2014 IPUG114_1.0 Table of Contents Chapter 1. Introduction 3... Quick Facts... 3 Features... 3 Chapter 2. Functional Description... 5 Receive MAC... 7 Transmit MAC... 9 Signal
ice40 SPRAM Usage Guide Technical Note
TN1314 Version 1.0 June 2016 Contents 1. Introduction... 3 2. Single Port RAM s... 3 2.1. User SB_SPRAM256KA... 3 2.2. SPRAM Port Definitions and GUI Options... 4 3. Power Save States for SPRAM... 6 3.1.
2D Edge Detector IP Core User s Guide
2D Edge Detector IP Core User s Guide February 2011 IPUG86_01.0 Table of Contents Chapter 1. Introduction... 3 Quick Facts... 3 Features... 3 Chapter 2. Functional Description... 4 Key Concepts... 4 Block
Lattice Semiconductor Design Floorplanning
September 2012 Introduction Technical Note TN1010 Lattice Semiconductor s isplever software, together with Lattice Semiconductor s catalog of programmable devices, provides options to help meet design
Executive Summary. Functional and Performance Validation of the 80S32 µc. Deliverable D5.2 - Report Workpackage 5 Evaluation Kit
Functional and Performance Validation of the 80S32 µc Executive Summary Deliverable D5.2 - Report Workpackage 5 Evaluation Kit Author(s): T.Lampaounas, C.Papadas, E.Politis, G.Dramitinos, K.Makris Reviewer(s):
MachXO2 SED Usage Guide
January 2017 Introduction Technical Note TN1206 Memory errors can occur when high-energy charged particles alter the stored charge in a memory cell in an electronic circuit. The phenomenon first became
FIR Filter IP Core User s Guide
FIR Filter IP Core User s Guide April 2014 IPUG79_01.4 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 7 Chapter 2. Functional Description... 8 Interface Diagram... 8 FIR Filter
MachXO2/MachXO3/LPTM21 WISHBONE Flash Corruption Avoidance
Product Bulletin January 2017 PB1381 MachXO2/MachXO3/LPTM21 WISHBONE Flash Corruption Avoidance Lattice is issuing this Product Bulletin to inform its customers of certain circuit observations and to supply
Speed Sign Detection Using Convolutional Neural Network Accelerator IP User Guide
Speed Sign Detection Using Convolutional Neural Network Accelerator IP FPGA-RD-02035-1.0 May 2018 Contents Acronyms in This Document... 3 Introduction... 4 Reference Design Overview... 5 Block diagram...
Cyclone II FPGA Family
ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.
Color Space Converter IP Core User Guide
Color Space Converter IP Core User Guide April 2015 IPUG63_2.0 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 6 Chapter 2. Functional Description... 7 Color Spaces... 7 Block
I2C Read-back Failure Mode on Specific Use Scenario in MachXO2 and MachXO3 Products and Work-Around Solutions
Product Bulletin February 2015 PB1412 I2C Read-back Failure Mode on Specific Use Scenario in MachXO2 and MachXO3 Products and Work-Around Solutions Lattice is issuing this Product Bulletin to inform that
Speed Sign Detection Using Convolutional Neural Network Accelerator IP Reference Design
Speed Sign Detection Using Convolutional Neural Network Accelerator IP FPGA-RD-02035 Version 1.1 September 2018 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Overview... 5 2.1. Block
2:1 HDMI Switch Demo User Guide
FPGA-UG-02036-A October 2017 Contents Acronyms in This Document... 3 1. Introduction... 4 2. Functional Description... 5 2.1. Overview... 5 2.2. SiI1127A... 5 2.3. SiI1136... 5 2.4. ECP5 Mico32 Design...
1:2 and 1:1 MIPI DSI Display Interface Bridge Soft IP User Guide
1:2 and 1:1 MIPI DSI Display Interface Bridge Soft IP FPGA-IPUG-02001 Version 1.2 November 2016 Contents 1. Introduction... 4 1.1. Quick Facts... 4 1.2. Features... 4 1.3. Conventions... 5 1.3.1. Nomenclature...
Intel FPGA Fault Injection IP Core User Guide
Intel FPGA Fault Injection IP Core User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1... 3 1.1 Features...3 1.2
9. SEU Mitigation in Cyclone IV Devices
9. SEU Mitigation in Cyclone IV Devices May 2013 CYIV-51009-1.3 CYIV-51009-1.3 This chapter describes the cyclical redundancy check (CRC) error detection feature in user mode and how to recover from soft
Error Mitigation of Point-to-Point Communication for Fault-Tolerant Computing
Error Mitigation of Point-to-Point Communication for Fault-Tolerant Computing Authors: Robert L Akamine, Robert F. Hodson, Brock J. LaMeres, and Robert E. Ray www.nasa.gov Contents Introduction to the
Dual Boot and Background Programming with Platform Manager 2
Dual Boot and Background Programming March 2015 Technical te TN1284 Introduction The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is
Memory Modules User Guide
FPGA-IPUG-02033-1.0 February 2018 Contents 1. Introduction... 4 2. Memory Modules... 4 2.1. Single Port RAM (RAM_DQ) EBR Based... 5 2.2. Pseudo Dual-Port RAM (RAM_DP) EBR Based... 8 3. IP Generation...
Reference Design RD1065
April 011 Reference Design RD1065 Introduction Most microprocessors have a General Purpose Input/Output (GPIO) interface to communicate with external devices and peripherals through various protocols These
Block Convolutional Encoder User s Guide
Block Convolutional Encoder User s Guide June 2010 IPUG31_03.5 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 6 Chapter 2. Functional Description... 7 General Description...
Parallel to MIPI CSI-2 TX Bridge
January 2015 Reference Design RD1183 Introduction The Mobile Industry Processor Interface (MIPI) has become a specification standard for interfacing components in consumer mobile devices. The MIPI Camera
Power Estimation and Management for MachXO Devices
September 2007 Technical Note TN1090 Introduction One requirement for design engineers using programmable devices is to be able to calculate the power dissipation for a particular device used on a board.
Using Verplex Conformal LEC for Formal Verification of Design Functionality
Using Verplex Conformal LEC for Formal Verification of Design Functionality January 2003, ver. 1.0 Application Note 296 Introduction The Altera Quartus II software, version 2.2, easily interfaces with
Power Estimation and Management for LatticeXP2 Devices
February 2007 Introduction Technical Note TN1139 One requirement for design engineers using programmable devices is the ability to calculate the power dissipation for a particular device used on a board.
FFT Compiler IP Core User s Guide
FFT Compiler IP Core User s Guide August 2011 IPUG54_01.9 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 6 Chapter 2. Functional Description... 8 Block Diagram... 8 High Performance
DSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial
DSP Flow for SmartFusion2 and IGLOO2 Devices - Libero SoC v11.6 TU0312 Quickstart and Design Tutorial Table of Contents Introduction... 3 Tutorial Requirements... 3 Synphony Model Compiler ME (Microsemi
LogiCORE IP Soft Error Mitigation Controller v3.2
LogiCORE IP Soft Error Mitigation Controller v. Product Guide PG06 April 4, 0 Table of Contents Chapter : Overview Memory Types.................................................................... 6 Mitigation
LatticeECP3, LatticeECP2/M, ECP5 and ECP5-5G Dual Boot and Multiple Boot Feature
LatticeECP3, LatticeECP2/M, ECP5 and ECP5-5G Dual Boot and Multiple Boot Feature October 2015 Introduction Technical Note TN1216 One of the biggest risks in field upgrade applications is disruption during
FFT Compiler IP Core User Guide
FPGA-IPUG-02045 Version 2.1 October 2018 Contents Acronyms in This Document... 5 1. Introduction... 6 1.1. Quick Facts... 6 1.2. Features... 9 2. Functional Description... 10 2.1. Block Diagram... 10 2.1.1.
Nios II Embedded Design Suite 7.1 Release Notes
Nios II Embedded Design Suite 7.1 Release Notes May 2007, Version 7.1 Release Notes This document contains release notes for the Nios II Embedded Design Suite (EDS) version 7.1. Table of Contents: New
Video and Image Processing Suite
Video and Image Processing Suite December 2006, Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
Importing HDL Files with Platform Manager 2
August 2014 Introduction Technical Note TN1287 The Platform Manager 2 is a fast-reacting, programmable logic based hardware management controller. Platform Manager 2 is an integrated solution combining
Errata Sheet for Cyclone V Devices
Errata Sheet for Cyclone V Devices ES-1035-2.5 Errata Sheet Table 1. Device Issues (Part 1 of 2) This errata sheet provides information about known issues affecting Cyclone V devices. Table 1 lists the
Block Viterbi Decoder User s Guide
Block Viterbi Decoder User s Guide June 2010 IPUG32_02.7 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 6 Chapter 2. Functional Description... 7 General Description... 7 Convolutional
IP Module Evaluation Tutorial
isplevercore TM IP Module Evaluation Tutorial Table Of Contents Getting Started... 2 Other Tutorial Versions and Formats... 2 Supported Technologies... 2 Tutorial Location... 2 Directory Path Description...
Virtual Input/Output v3.0
Virtual Input/Output v3.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary..................................................................
isplever Turbo Encoder User s Guide November 2008 ipug08_04.4
isplever TM CORE Turbo Encoder User s Guide November 2008 ipug08_04.4 Introduction This document contains technical information about the Lattice Turbo Encoder IP core. Turbo coding is an advanced error
Libero SoC v11.8 Service Pack 2 Release Notes 11/2017
Libero SoC v11.8 Service Pack 2 Release Notes 11/2017 Microsemi Corporate Headquarters One Enterprise, Aliso Viejo, CA 92656 USA Within the USA: +1 (800) 713-4113 Outside the USA: +1 (949) 380-6100 Fax:
FPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
isplever Reed-Solomon Encoder User s Guide October 2005 ipug05_03.0
isplever TM CORE Reed-Solomon Encoder User s Guide October 2005 ipug05_03.0 Introduction Lattice s Reed-Solomon Encoder core provides an ideal solution that meets the needs of today s Reed-Solomon applications.
MIPI D-PHY to CMOS Interface Bridge Soft IP
Supporting MIPI CSI-2 and MIPI DSI for Image Sensors and Displays FPGA-IPUG-02004 Version 1.3 January 2017 Contents 1. Introduction... 4 1.1. Quick Facts... 5 1.2. Features... 5 1.3. Conventions... 5 1.3.1.
Dynamic Block Reed-Solomon Encoder User s Guide
Dynamic Block Reed-Solomon Encoder User s Guide August 2010 IPUG40_03.6 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 8 Chapter 2. Functional Description... 10 General Description...
UG0787 User Guide PolarFire FPGA Block Flow
UG0787 User Guide PolarFire FPGA Block Flow NOTE: PDF files are intended to be viewed on the printed page; links and cross-references in this PDF file may point to external files and generate an error
Accelerating Implementation of Low Power Artificial Intelligence at the Edge
Accelerating Implementation of Low Power Artificial Intelligence at the Edge A Lattice Semiconductor White Paper November 2018 The emergence of smart factories, cities, homes and mobile are driving shifts
LatticeECP3 Digital Front End Demonstration Design User s Guide
LatticeECP3 Digital Front End User s Guide September 2013 UG68_01.0 Introduction LatticeECP3 Digital Front End This document provides technical information and operating instructions for LatticeECP3 Digital
CPRI IP Core User s Guide
CPRI IP Core User s Guide April 2014 IPUG56_02.4 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 5 Features... 5 Chapter 2. Functional Description... 7 Block Diagram... 7 General Description...
Dynamic Block Reed-Solomon Decoder User s Guide
Dynamic Block Reed-Solomon Decoder User s Guide December 2010 IPUG52_01.6 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 8 Chapter 2. Functional Description... 10 Block Diagram...
Error Detecting and Correcting Code Using Orthogonal Latin Square Using Verilog HDL
Error Detecting and Correcting Code Using Orthogonal Latin Square Using Verilog HDL Ch.Srujana M.Tech [EDT] srujanaxc@gmail.com SR Engineering College, Warangal. M.Sampath Reddy Assoc. Professor, Department
LatticeXP2 Configuration Encryption and Security Usage Guide
May 2008 Introduction Technical Note TN1142 Unlike a volatile FPGA, which requires an external boot-prom to store configuration data, the LatticeXP2 devices are non-volatile and have on-chip configuration
University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA
University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring 2007 Lab 1: Using Nios 2 processor for code execution on FPGA Objectives: After the completion of this lab: 1. You will understand
Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10
Adding Scalable Power and Thermal Management to ECP5 Using L-ASC10 June 2017 Application Note AN6095 Introduction Complex hardware systems require a large number of resources for sensing analog signals,
MachXO 300mm Fab Transition Circuit Observations and Mitigation
Product Bulletin June 2017 PB1377 MachXO 300mm Fab Transition Circuit Observations and Mitigation Lattice is issuing this Product Bulletin to inform its customers of certain circuit observations and to
8b/10b Encoder/Decoder
8b/b Encoder/Decoder February 22 Introduction Reference Design RD2 Many serial data transmission standards utilize 8b/b encoding to ensure sufficient data transitions for clock recovery. This reference
SmartFusion2, IGLOO2, and RTG4 Block Designing with Blocks for Libero SoC v11.8 in the Classic Constraint Flow User Guide
SmartFusion2, IGLOO2, and RTG4 Block Designing with Blocks for Libero SoC v11.8 in the Classic Constraint Flow User Guide NOTE: PDF files are intended to be viewed on the printed page; links and cross-references
icecube2 User Guide August 2017
icecube2 User Guide August 2017 Copyright Copyright 2017 Lattice Semiconductor Corporation. All rights reserved. This document may not, in whole or part, be reproduced, modified, distributed, or publicly
JESD204A IP Core User s Guide
JESD204A IP Core User s Guide December 2010 IPUG91_01.3 Table of Contents Chapter 1. Introduction... 3 Introduction... 3 Quick Facts... 3 Features... 3 What Is Not Supported... 4 Conventions... 4 Data
SmartFusion2, IGLOO2, and RTG4 Designing with Blocks for Libero SoC v11.8 in the Enhanced Constraint Flow User Guide
SmartFusion2, IGLOO2, and RTG4 Designing with Blocks for Libero SoC v11.8 in the Enhanced Constraint Flow User Guide NOTE: PDF files are intended to be viewed on the printed page; links and cross-references
Stratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)
January 2007, ver. 3.1 Errata Sheet This errata sheet provides updated information on Stratix devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows
SPI Serial Flash Programming Using ispjtag on LatticeECP/EC FPGAs
October 2005 Introduction Technical Note TN1078 Like all SRAM FPGAs the LatticeECP and LatticeEC devices need to be configured at power-up. This configuration can be done via: 1. Serial Peripheral Interface
CPRI IP Core User s Guide
CPRI IP Core User s Guide September 2010 IPUG56_02.3 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 5 Features... 5 Chapter 2. Functional Description... 7 Block Diagram... 7 General Description...
2D FIR Filter IP Core User s Guide
2D FIR Filter IP Core User s Guide January 2011 IPUG89_01.0 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 6 Chapter 2. Functional Description... 7 Key Concepts... 7 Block
BSCAN2 Multiple Scan Port Linker
March 2015 Introduction Reference Design RD1002 According to the IEEE 1149.1 Boundary Scan System, every complex system can have more than one boundary scan compliant scan port. This design adds the capability
High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example User Guide
High Bandwidth Memory (HBM2) Interface Intel FPGA IP Design Example Updated for Intel Quartus Prime Design Suite: 18.1.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. High Bandwidth
Synplify Pro for Microsemi Edition Release Notes
Synopsys, Inc. 690 East Middlefield Road Mountain View, CA 94043 USA Website: www.synopsys.com Synplify Pro for Microsemi Edition Release Notes Version J-2015.03M-3, July 2015 Publication Version 01 Release
NIOS CPU Based Embedded Computer System on Programmable Chip
1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based
Using the LatticeMico8 Microcontroller with the LatticeXP Evaluation Board
July 2007 Introduction Technical Note TN1095 The LatticeMico8 is a flexible 8-bit microcontroller optimized for Lattice's leading edge families. This document describes the operation and use of a demonstration
I 2 C Master Control FSM. I 2 C Bus Control FSM. I 2 C Master Controller
February 2015 Introduction Reference Design RD1139 I 2 C or Inter-Integrated Circuit is a popular serial interface protocol that is widely used in many electronic systems. The I 2 C interface is a two-wire
DA-FIR Filter Generator User s Guide
DA-FIR Filter Generator User s Guide August 2010 IPUG58_01.6 Table of Contents Chapter 1. Introduction... 4 Quick Facts... 4 Features... 5 Chapter 2. Functional Description... 6 General Description...
Community Central Quick Start Guide
Community Central Quick Start Guide Copyright 2011 Open Solutions Inc. All rights reserved No part of this material may be reproduced in any form without written permission Table of Contents Community
Design Verification Using the SignalTap II Embedded
Design Verification Using the SignalTap II Embedded Logic Analyzer January 2003, ver. 1.0 Application Note 280 Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera
Using Project Navigator
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Overview Xilinx Project Navigator is an Integrated Development Environment for digital
Power Management and Calculation for CrossLink Devices Technical Note
Power Management and Calculation for CrossLink Devices FPGA-TN-02018 Version 1.1 October 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Power Management Unit... 5 2.1. PMU Block...
Generating Parameterized Modules and IP Cores
Generating Parameterized Modules and IP Cores Table of Contents...3 Module 1: Verilog HDL Design with LPMs Using the Module/IP Manager...4 Task 1: Create a New Project...5 Task 2: Target a Device...7 Task
icecube2 Software Release Notes
December, 2016 Version 2016.12 Contents icecube2 Version 2016.12... 4 icecube2 Version 2016.08... 4 icecube2 Version 2016.02... 4 icecube2 Version 2015.08... 4 icecube2 Version 2015.04... 4 icecube2 Version
Intel Quartus Prime Pro Edition Software and Device Support Release Notes
Intel Quartus Prime Pro Edition Software and Device Support Release Notes RN-01082-17.0.0 2017.05.08 Subscribe Send Feedback Contents Contents 1 Version 17.0... 3 1.1 New Features and Enhancements...3
LatticeXP2 Dual Boot Usage Guide
May 2007 Introduction Technical Note TN1144 Complementing its internal Flash configuration memory, the LatticeXP2 also provides support for inexpensive SPI Flash devices. This provides the ability to use
Quick Start Guide. for isplever Software. isplever Project Navigator
Quick Start Guide for isplever Software This guide offers a quick overview of using isplever software to implement a design in a Lattice Semiconductor device. For more information, check the isplever Help