Seahawk Power-optimized implementation of High Performance Quad-core Cortex-A15 Processor
|
|
- Drusilla Morgan
- 5 years ago
- Views:
Transcription
1 Seahawk Power-optimized implementation of High Performance Quad-core Cortex-A15 Processor PD Marketing ARM 1
2 Introduction to Cortex-A15 & Seahawk ARM Cortex-A15 is a high performance engine for superphones, tablets, laptops, servers, enterprise etc Offers great Performance and Power scalability Multicore 1-4 cores SMP big.little with Cortex-A7 & CCI-400 SoC Designer s consistent challenge Find optimal balance Seahawk of Performance MP4 Hard Macro and Power Highly Control Power power Efficient, consumption High-performance while maximizing Fmax Quad-core and Cortex-A15 Get to market Implementation FAST on TSMC 28HPM Process Enabling Fastest TTM with Best in Class PPA Announced April 2012, Available for licensing now! 2
3 Challenges of High End SoC Design SoC getting more complex Uni-Core - dual-core - quad-core 1GHz -1.5GHz - 2GHz and beyond 40nm - 28nm - 20nm Vendors want Risk mitigation and design simplification Highly competitive markets Massive time to market challenges Focus on differentiation and cost Fastest TTM solution, Time to focus on their key capabilities Pressure to hit PPA sweet spot Race for F max increasingly market driven GHz How to reach a high F max on low power process? Integrated design with highly optimized and assured PPA 3
4 Example of the Growing Complexity Smaller geometries dramatically impact design complexity Comparison of 40nm and 28nm Trend to continue with 20nm and beyond Time and Expertise required to overcome this challenge 40nm nm # of DRC rules # of Timing Corners # of Lib Cells x1.5 x2.4 x2.7 4
5 Achieving Best in Class Implementations Start with Best in Class IP & Tools Invest Implementation Expertise and Several Man Years of Effort OR Use ARM Hard Macro ARM RTL Process Selection RTL Config Synthesis HARD MACRO ARM POP Optimized EDA Tools Floor Plan & Power Grid Place and Route Sign Off ARM expertise gains a crucial PPA advantage at each design stage ARM Hard Macros use our expertise and IP to deliver Best in Class implementations with Best in Class PPA 5
6 ARM Hard Macro Benefits Ready to Use Fastest Time to Market Fine Tuned & Assured PPA Risk Mitigation Reduced Costs Opening New opportunities 6
7 Harnessing Foundry Process Flexibility Process flexibility is a double-edged sword Rich ARM Physical IP to pick from Various Voltage Thresholds (Vt s) Multiple channel lengths Opportunity Challenge Choices dramatically affect PPA Frequency & Power trade-offs through Vt v/s Channel length choices Multilateral combinations are best It needs lots of skill and time to get the combination right! Seahawk is a result of the most appropriate choices and fine tuned combinations for an optimized PPA 7
8 Several Design Approaches Multi-corner, Multi-mode Use multiple libraries throughout the design to close all setup and hold criterion simultaneously Backfilling Use high performance library to meet frequency target and then backfill with low leakage library to meet power criteria Single Library Use a single library to target all criteria and add additional libraries in later steps for swapping and resizing to meet all criteria Seahawk meets several criteria across a range of operating conditions 8
9 Leakage Vt & Channel Length Selection 10 Leakage vs. Performance lvt 1 rvt ~4.3X 0.1 ~28% Frequency Changing Vt to increase frequency can increase leakage dramatically. 9
10 Leakage Vt & Channel Length Selection 10 Leakage vs. Performance Carefully selected Vt and Channel lengths yield Optimal Results for Seahawk lvt 1 rvt ~1/2 0.1 ~7% Frequency Changing Channel Length to decrease leakage results in only a small frequency drop 10
11 Seahawk Power Supply Requirements Seahawk includes sophisticated power management Essential to delivering optimal performance/power balance Seahawk Power grid supports typical frequency at worst case process and operating conditions Power switch method enables robust power cycling Seahawk includes support for multiple DVFS operating points 11
12 Summary ARM Hard Macros offer Ready to Use, Best in Class implementations of Cortex-A processors on leading edge geometries ARM Hard Macros enable Fastest Time to Market Seahawk is a highly optimized Quad Cortex-A15 hard macro Capitalizing on ARM expertise to solve implementation challenges posed by increased SoC complexity and newer geometries Delivers unmatched power efficiency with high performance Ideal for wide array of applications from high-performance tablets to power-efficient enterprise devices 12
13 13 Thank you
3D Graphics in Future Mobile Devices. Steve Steele, ARM
3D Graphics in Future Mobile Devices Steve Steele, ARM Market Trends Mobile Computing Market Growth Volume in millions Mobile Computing Market Trends 1600 Smart Mobile Device Shipments (Smartphones and
More informationBest Practices for Implementing ARM Cortex -A12 Processor and Mali TM -T6XX GPUs for Mid-Range Mobile SoCs.
Best Practices for Implementing ARM Cortex -A12 Processor and Mali TM -T6XX GPUs for Mid-Range Mobile SoCs. Cortex-A12: ARM-Cadence collaboration Joint team working on ARM Cortex -A12 irm flow irm content:
More informationUnderstanding the tradeoffs and Tuning the methodology
Understanding the tradeoffs and Tuning the methodology Graham Scott, Technical Lead ARM Cortex Application Processors, Cadence Nandan Nayampally, Director CPU Product Marketing, ARM Inc 1 Agenda Market
More informationAddressing 7nm Arm DynamIQ Cluster Design Challenges Using the Cadence Digital Implementation Flow
Addressing 7nm Arm DynamIQ Cluster Design Challenges Using the Cadence Digital Implementation Flow Shawn Hung Sr. Engineering Manager, Arm Jerry Chen Sr. AE Manager, Cadence Arm Tech Symposia 2017, Taipei
More informationOptimizing ARM SoC s with Carbon Performance Analysis Kits. ARM Technical Symposia, Fall 2014 Andy Ladd
Optimizing ARM SoC s with Carbon Performance Analysis Kits ARM Technical Symposia, Fall 2014 Andy Ladd Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block
More informationCommon Platform Ecosystem Enablement
Joe Abler Common Platform Ecosystem Enablement IBM provides a complete Foundry solution Innovative technology Leadership road map with advanced SiGe & RF offerings Leading-edge CMOS process development
More informationDesign Solutions in Foundry Environment. by Michael Rubin Agilent Technologies
Design Solutions in Foundry Environment by Michael Rubin Agilent Technologies Presenter: Michael Rubin RFIC Engineer, R&D, Agilent Technologies former EDA Engineering Manager Agilent assignee at Chartered
More informationPower, Performance and Area Implementation Analysis.
ARM Cortex -R Series: Power, Performance and Area Implementation Analysis. Authors: Neil Werdmuller and Jatin Mistry, September 2014. Summary: Power, Performance and Area (PPA) implementation analysis
More informationBig.LITTLE Processing with ARM Cortex -A15 & Cortex-A7
Big.LITTLE Processing with ARM Cortex -A15 & Cortex-A7 Improving Energy Efficiency in High-Performance Mobile Platforms Peter Greenhalgh, ARM September 2011 This paper presents the rationale and design
More informationBringing OpenStack to the Enterprise. An enterprise-class solution ensures you get the required performance, reliability, and security
Bringing OpenStack to the Enterprise An enterprise-class solution ensures you get the required performance, reliability, and security INTRODUCTION Organizations today frequently need to quickly get systems
More informationGetting the Most out of Advanced ARM IP. ARM Technology Symposia November 2013
Getting the Most out of Advanced ARM IP ARM Technology Symposia November 2013 Evolving System Requirements Processor Advances big.little Multicore Unicore DSP Cortex -R7 Block are now Sub-Systems Cortex
More informationSoitec ultra-thin SOI substrates enabling FD-SOI technology. July, 2015
Soitec ultra-thin SOI substrates enabling FD-SOI technology July, 2015 Agenda FD-SOI: Background & Value Proposition C1- Restricted July 8, 2015 2 Today Ultra-mobile & Connected Consumer At Any Time With
More informationStandard Cell Design and Optimization Methodology for ASAP7 PDK
ICCAD 2017 Tutorial Standard Cell Design and Optimization Methodology for ASAP7 PDK Xiaoqing Xu, Nishi Shah, Andrew Evans, Saurabh Sinha, Brian Cline and Greg Yeric Arm Inc xiaoqing.xu@arm.com 10/15/2017
More informationHow Design IP Can Accelerate and Simplify Development of Enterprise-Level Communications and Storage Systems
How Design IP Can Accelerate and Simplify Development of Enterprise-Level Communications and Storage Systems By Osman Javed and Arif Khan, Cadence We re in an era of sizeable growth in data and compute
More informationMediaTek CorePilot. Heterogeneous Multi-Processing Technology. Delivering extreme compute performance with maximum power efficiency
MediaTek CorePilot Heterogeneous Multi-Processing Technology Delivering extreme compute performance with maximum power efficiency In July 2013, MediaTek delivered the industry s first mobile system on
More informationDesign Compiler Graphical Create a Better Starting Point for Faster Physical Implementation
Datasheet Create a Better Starting Point for Faster Physical Implementation Overview Continuing the trend of delivering innovative synthesis technology, Design Compiler Graphical streamlines the flow for
More informationDr. Ajoy Bose. SoC Realization Building a Bridge to New Markets and Renewed Growth. Chairman, President & CEO Atrenta Inc.
SoC Realization Building a Bridge to New Markets and Renewed Growth Dr. Ajoy Bose Chairman, President & CEO Atrenta Inc. October 20, 2011 2011 Atrenta Inc. SoCs Are Driving Electronic Product Innovation
More informationEmergence of Segment-Specific DDRn Memory Controller and PHY IP Solution. By Eric Esteve (PhD) Analyst. July IPnest.
Emergence of Segment-Specific DDRn Memory Controller and PHY IP Solution By Eric Esteve (PhD) Analyst July 2016 IPnest www.ip-nest.com Emergence of Segment-Specific DDRn Memory Controller IP Solution By
More informationComprehensive Place-and-Route Platform Olympus-SoC
Comprehensive Place-and-Route Platform Olympus-SoC Digital IC Design D A T A S H E E T BENEFITS: Olympus-SoC is a comprehensive netlist-to-gdsii physical design implementation platform. Solving Advanced
More informationExpanding Opportunities in Clamshell Devices. Laurence Bryant VP Strategic Marketing
Expanding Opportunities in Clamshell Devices Laurence Bryant VP Strategic Marketing 1 PC Mobile Ecosystem Scaling The Richness Of Small Screen Experiences The smartphone and tablet ecosystem is shaping
More informationNetSpeed ORION: A New Approach to Design On-chip Interconnects. August 26 th, 2013
NetSpeed ORION: A New Approach to Design On-chip Interconnects August 26 th, 2013 INTERCONNECTS BECOMING INCREASINGLY IMPORTANT Growing number of IP cores Average SoCs today have 100+ IPs Mixing and matching
More informationThese slides contain projections or other forward-looking statements within the meaning of Section 27A of the Securities Act of 1933, as amended, and
These slides contain projections or other forward-looking statements within the meaning of Section 27A of the Securities Act of 1933, as amended, and Section 21E of the Securities Exchange Act of 1934,
More informationAn Overview of Standard Cell Based Digital VLSI Design
An Overview of Standard Cell Based Digital VLSI Design With examples taken from the implementation of the 36-core AsAP1 chip and the 1000-core KiloCore chip Zhiyi Yu, Tinoosh Mohsenin, Aaron Stillmaker,
More informationAccelerating the route to secure scalable IoT
Accelerating the route to secure scalable IoT Craig Tou Technical Marketing Manager Wireless Business Unit ARM Tech Forum Korea June 28 th 2017 ARM is everywhere 100Bn ARM-based chips shipped to date >
More informationTechnology Platform Segmentation
HOW TECHNOLOGY R&D LEADERSHIP BRINGS A COMPETITIVE ADVANTAGE FOR MULTIMEDIA CONVERGENCE Technology Platform Segmentation HP LP 2 1 Technology Platform KPIs Performance Design simplicity Power leakage Cost
More informationInvesting for Innovation. Warren East CEO
Investing for Innovation Warren East CEO 1 Growth, Opportunity and Partnership Growing faster than the market Investing in growth opportunities Working together, creating solutions 2 Growing Faster than
More informationCluster-based approach eases clock tree synthesis
Page 1 of 5 EE Times: Design News Cluster-based approach eases clock tree synthesis Udhaya Kumar (11/14/2005 9:00 AM EST) URL: http://www.eetimes.com/showarticle.jhtml?articleid=173601961 Clock network
More informationThe Need for Speed: Understanding design factors that make multicore parallel simulations efficient
The Need for Speed: Understanding design factors that make multicore parallel simulations efficient Shobana Sudhakar Design & Verification Technology Mentor Graphics Wilsonville, OR shobana_sudhakar@mentor.com
More informationSamsung System LSI Business
Samsung System LSI Business NS (Stephen) Woo, Ph.D. President & GM of System LSI Samsung Electronics 0/32 Disclaimer The materials in this report include forward-looking statements which can generally
More informationMulti-threading technology and the challenges of meeting performance and power consumption demands for mobile applications
Multi-threading technology and the challenges of meeting performance and power consumption demands for mobile applications September 2013 Navigating between ever-higher performance targets and strict limits
More informationFlexible architecture to add Bluetooth 5 and to your next SoC
Flexible architecture to add Bluetooth 5 and 802.15.4 to your next SoC Prithi Ramakrishnan Senior Manager Product Marketing, Wireless Business Unit, ARM ARM Tech Symposia India December 7 th 2016 Faster
More informationLeakage Mitigation Techniques in Smartphone SoCs
Leakage Mitigation Techniques in Smartphone SoCs 1 John Redmond 1 Broadcom International Symposium on Low Power Electronics and Design Smartphone Use Cases Power Device Convergence Diverse Use Cases Camera
More informationDynamic Power Optimization for Higher Server Density Racks A Baidu Case Study with Intel Dynamic Power Technology
Dynamic Power Optimization for Higher Server Density Racks A Baidu Case Study with Intel Dynamic Power Technology Executive Summary Intel s Digital Enterprise Group partnered with Baidu.com conducted a
More informationBuilding Ultra-Low Power Wearable SoCs
Building Ultra-Low Power Wearable SoCs 1 Wearable noun An item that can be worn adjective Easy to wear, suitable for wearing 2 Wearable Opportunity: Fastest Growing Market Segment Projected Growth from
More informationIntegrating CPU and GPU, The ARM Methodology. Edvard Sørgård, Senior Principal Graphics Architect, ARM Ian Rickards, Senior Product Manager, ARM
Integrating CPU and GPU, The ARM Methodology Edvard Sørgård, Senior Principal Graphics Architect, ARM Ian Rickards, Senior Product Manager, ARM The ARM Business Model Global leader in the development of
More informationOn-chip Networks Enable the Dark Silicon Advantage. Drew Wingard CTO & Co-founder Sonics, Inc.
On-chip Networks Enable the Dark Silicon Advantage Drew Wingard CTO & Co-founder Sonics, Inc. Agenda Sonics history and corporate summary Power challenges in advanced SoCs General power management techniques
More informationProcess and Design Solutions for Exploiting FD SOI Technology Towards Energy Efficient SOCs
Process and Design Solutions for Exploiting FD SOI Technology Towards Energy Efficient SOCs Philippe FLATRESSE Technology R&D Central CAD & Design Solutions STMicroelectronics International Symposium on
More informationIntroducing the 22FDX. 22nm FD-SOI Platform. from GLOBALFOUNDRIES
Introducing the 22FDX 22nm FD-SOI Platform from GLOBALFOUNDRIES March 2016 Introduction Selecting a next generation technology platform for your new product is a critical decision. Product requirements
More informationKey Considerations for Improving Performance And Virtualization in Microsoft SQL Server Environments
Key Considerations for Improving Performance And Virtualization in Microsoft SQL Server Environments Table of Contents Maximizing Performance in SQL Server Environments............... 4 Focusing on Hardware...........................................
More informationComputer Systems Research in the Post-Dennard Scaling Era. Emilio G. Cota Candidacy Exam April 30, 2013
Computer Systems Research in the Post-Dennard Scaling Era Emilio G. Cota Candidacy Exam April 30, 2013 Intel 4004, 1971 1 core, no cache 23K 10um transistors Intel Nehalem EX, 2009 8c, 24MB cache 2.3B
More informationTop 4 considerations for choosing a converged infrastructure for private clouds
Top 4 considerations for choosing a converged infrastructure for private clouds Organizations are increasingly turning to private clouds to improve efficiencies, lower costs, enhance agility and address
More informationEnterprise-class desktop virtualization with NComputing. Clear the hurdles that block you from getting ahead. Whitepaper
Enterprise-class desktop virtualization with NComputing Clear the hurdles that block you from getting ahead Whitepaper Introduction Enterprise IT departments are realizing virtualization is not just for
More informationEliminating Routing Congestion Issues with Logic Synthesis
Eliminating Routing Congestion Issues with Logic Synthesis By Mike Clarke, Diego Hammerschlag, Matt Rardon, and Ankush Sood Routing congestion, which results when too many routes need to go through an
More informationTECHNOLOGY WHITE PAPER. Java for the Real Time Business
TECHNOLOGY WHITE PAPER Executive Summary The emerging Real Time Business Imperative means your business now must leverage new technologies and high volumes of data to deliver insight, capability and value
More informationARM Holdings plc Morgan Stanley 7 th Annual TMT Conference 14 November Warren East Chief Executive Officer
ARM Holdings plc Morgan Stanley 7 th Annual TMT Conference 14 November 2007 Warren East Chief Executive Officer 1 Background Semiconductor Market ARM is a secular growth story with a 25+ year time horizon
More informationAdaptive Voltage Scaling (AVS) Alex Vainberg October 13, 2010
Adaptive Voltage Scaling (AVS) Alex Vainberg Email: alex.vainberg@nsc.com October 13, 2010 Agenda AVS Introduction, Technology and Architecture Design Implementation Hardware Performance Monitors Overview
More informationSynopsys Design Platform
Synopsys Design Platform Silicon Proven for FDSOI Swami Venkat, Senior Director, Marketing, Design Group September 26, 2017 2017 Synopsys, Inc. 1 Synopsys: Silicon to Software Software Application security
More informationAnalyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components
Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components By William Orme, Strategic Marketing Manager, ARM Ltd. and Nick Heaton, Senior Solutions Architect, Cadence Finding
More informationBusiness Case for the Cisco ASR 5500 Mobile Multimedia Core Solution
Business Case for the Cisco ASR 5500 Mobile Multimedia Core Solution Executive Summary The scale, use and technologies of mobile broadband networks are changing rapidly. Mobile broadband growth continues
More informationBUYING SERVER HARDWARE FOR A SCALABLE VIRTUAL INFRASTRUCTURE
E-Guide BUYING SERVER HARDWARE FOR A SCALABLE VIRTUAL INFRASTRUCTURE SearchServer Virtualization P art 1 of this series explores how trends in buying server hardware have been influenced by the scale-up
More informationARM instruction sets and CPUs for wide-ranging applications
ARM instruction sets and CPUs for wide-ranging applications Chris Turner Director, CPU technology marketing ARM Tech Forum Taipei July 4 th 2017 ARM computing is everywhere #1 shipping GPU in the world
More informationAPPLYING DATA CENTER INFRASTRUCTURE MANAGEMENT IN COLOCATION DATA CENTERS
APPLYING DATA CENTER INFRASTRUCTURE MANAGEMENT IN COLOCATION DATA CENTERS Table of Contents Executive Summary 3 The Colocation Market 4 An Introduction to DCIM 5 The Value of DCIM for Colocation Providers
More informationDesign of Advanced Applications Processors in FD-SOI 高端应用处理器设计中的 FDSOI 使用
Design of Advanced Applications Processors in FD-SOI 高端应用处理器设计中的 FDSOI 使用 MAGGIE QIU ( 仇雨菁 ) DIRECTOR OF ENGINEERING ( 恩智浦微处理器事业部研发总监, 恩智浦强芯总经理 ) NXP SEMICONDUCTORS SEP 21 ST, 2017 UNDER EMBARGO UNTIL
More informationSupporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol SerDes PHY IP
Supporting Advanced-Node FinFET SoCs with 16Gbps Multi-Protocol IP By William Chen and Osman Javed, Cadence Design Systems Applications such as the Internet of Things, cloud computing, and high-definition
More informationAn overview of standard cell based digital VLSI design
An overview of standard cell based digital VLSI design Implementation of the first generation AsAP processor Zhiyi Yu and Tinoosh Mohsenin VCL Laboratory UC Davis Outline Overview of standard cellbased
More informationNext Generation Enterprise Solutions from ARM
Next Generation Enterprise Solutions from ARM Ian Forsyth Director Product Marketing Enterprise and Infrastructure Applications Processor Product Line Ian.forsyth@arm.com 1 Enterprise Trends IT is the
More informationThe Drive Interface Progress Cycle
The Drive Interface Progress Cycle Dan Colegrove December 6, 2005 2005 Hitachi Global Storage Technologies Interface Development Cycle New Interface Feature Development Cycle: Development of the New Feature
More informationW H I T E P A P E R S e r v e r R e f r e s h t o M e e t t h e C h a n g i n g N e e d s o f I T?
W H I T E P A P E R S e r v e r R e f r e s h t o M e e t t h e C h a n g i n g N e e d s o f I T? Sponsored by: Sun Microsystems and Intel Kenneth Cayton September 2008 E X E C U T I VE SUMMARY Global
More informationGrowth outside Cell Phone Applications
ARM Introduction Growth outside Cell Phone Applications ~1B units shipped into non-mobile applications Embedded segment now accounts for 13% of ARM shipments Automotive, microcontroller and smartcards
More informationHIGH-PERFORMANCE STORAGE FOR DISCOVERY THAT SOARS
HIGH-PERFORMANCE STORAGE FOR DISCOVERY THAT SOARS OVERVIEW When storage demands and budget constraints collide, discovery suffers. And it s a growing problem. Driven by ever-increasing performance and
More informationLaker and Calibre RealTime, an OA Integration Success Story
Silicon Integration Initiative Laker and Calibre RealTime, an OA Integration Success Story Rich Morse, Marketing & EDA Alliances Manager, SpringSoft Anant Adke, Director of Engineering, Design to Silicon
More informationEmbedded 28-nm Charge-Trap NVM Technology
Embedded 28-nm Charge-Trap NVM Technology Igor Kouznetsov Santa Clara, CA 1 Outline Embedded NVM applications Charge-trap NVM at Cypress Scaling Key Flash macro specs 28-nm Flash memory reliability Conclusions
More informationCloud Computing: Making the Right Choice for Your Organization
Cloud Computing: Making the Right Choice for Your Organization A decade ago, cloud computing was on the leading edge. Now, 95 percent of businesses use cloud technology, and Gartner says that by 2020,
More informationHow to Leverage Containers to Bolster Security and Performance While Moving to Google Cloud
PRESENTED BY How to Leverage Containers to Bolster Security and Performance While Moving to Google Cloud BIG-IP enables the enterprise to efficiently address security and performance when migrating to
More informationRED HAT ENTERPRISE LINUX. STANDARDIZE & SAVE.
RED HAT ENTERPRISE LINUX. STANDARDIZE & SAVE. Is putting Contact us INTRODUCTION You know the headaches of managing an infrastructure that is stretched to its limit. Too little staff. Too many users. Not
More informationASYNC Rik van de Wiel COO Handshake Solutions
ASYNC 2006 Rik van de Wiel COO Handshake Solutions Outline Introduction to Handshake Solutions Applications Design Tools ARM996HS Academic Program Handshake Solutions Started as research project in Philips
More information802.11n in the Outdoor Environment
POSITION PAPER 802.11n in the Outdoor Environment How Motorola is transforming outdoor mesh networks to leverage full n advantages Municipalities and large enterprise customers are deploying mesh networks
More informationECE 486/586. Computer Architecture. Lecture # 2
ECE 486/586 Computer Architecture Lecture # 2 Spring 2015 Portland State University Recap of Last Lecture Old view of computer architecture: Instruction Set Architecture (ISA) design Real computer architecture:
More informationPlacing you at the heart of your operations. Vijeo Citect
Placing you at the heart of your operations Vijeo Citect 10 things you should know about SCADA 1 Safety of workers and equipment are ensured through predefined processes managed by a SCADA system. 2 Engineering
More informationA Power-Centric Timing Optimization Flow for a Quad-Core ARM Cortex-A7 Processor
A Power-Centric Timing Optimization Flow for a Quad-Core ARM Cortex-A7 Processor Bernard Ortiz de Montellano Product Manager Processor Division Dale Lomelino Staff Applications Consultant March 26, 2013
More informationA Guide to Routers. Connectivity Type. ADSL (Telephone Type)
A Guide to Routers Besides enabling wireless internet connections, routers also keep sensitive data private by safeguarding networks. Wireless routers are increasingly common, even in public spaces. This
More informationOptimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs
Optimizing Cache Coherent Subsystem Architecture for Heterogeneous Multicore SoCs Niu Feng Technical Specialist, ARM Tech Symposia 2016 Agenda Introduction Challenges: Optimizing cache coherent subsystem
More informationOracle and Tangosol Acquisition Announcement
Oracle and Tangosol Acquisition Announcement March 23, 2007 The following is intended to outline our general product direction. It is intended for information purposes only, and may
More informationLow-Power Technology for Image-Processing LSIs
Low- Technology for Image-Processing LSIs Yoshimi Asada The conventional LSI design assumed power would be supplied uniformly to all parts of an LSI. For a design with multiple supply voltages and a power
More informationChoosing the Right Photonic Design Software
White Paper Choosing the Right Photonic Design Software September 2016 Authors Chenglin Xu RSoft Product Manager, Synopsys Dan Herrmann CAE Manager, Synopsys Introduction There are many factors to consider
More informationFLASH RELIABILITY, BEYOND DATA MANAGEMENT AND ECC. Hooman Parizi, PHD Proton Digital Systems Aug 15, 2013
FLASH RELIABILITY, BEYOND DATA MANAGEMENT AND ECC Hooman Parizi, PHD Proton Digital Systems Aug 15, 2013 AGENDA Section 1: Flash Reliability Section 2: Components to Improve Flash Reliability Section 3:
More informationServices solutions for Managed Service Providers (MSPs)
McAfee Advanced Threat Defense Services solutions for Managed Service Providers (MSPs) Differentiate your services and protect customers against zero-day attacks with the industry s most comprehensive
More informationINTRODUCING VERITAS BACKUP EXEC SUITE
INTRODUCING VERITAS BACKUP EXEC SUITE January 6, 2005 VERITAS ARCHITECT NETWORK TABLE OF CONTENTS Managing More Storage with Fewer Resources...3 VERITAS Backup Exec Suite...3 Continuous Data Protection...
More informationSmart Connected Devices Driving Multidevice Adoption: A look into global trends. Ryan Reith April 2013
Smart Connected Devices Driving Multidevice Adoption: A look into global trends Ryan Reith April 2013 Agenda Smartphones - Continued strong growth Market Overview Outlook: what s next? Tablets The market
More informationN-Series SoC Based Thin Clients
N-Series SoC Based Thin Clients User experience and performance analysis versus HP Thin Clients Executive Summary Desktop virtualization using thin clients can be challenging, and choosing the right thin
More informationQoS: provisioning performance in multi-tenant cloud storage
QoS: provisioning performance in multi-tenant cloud storage Panelists: Dr. Alea Fairchild, Director, The Constantia Institute Jay Prassl, VP Marketing, SolidFire Matthew Wallace, Director Product Development,
More informationEmerging Requirements for Next Generation Systems on Module (SOMs) and Single-Board Computers (SBCs)
Emerging Requirements for Next Generation Systems on Module (SOMs) and Single-Board Computers (SBCs) Smart, connected products drive significant benefits across almost every application. In industries
More informationPerformance Analysis in the Real World of Online Services
Performance Analysis in the Real World of Online Services Dileep Bhandarkar, Ph. D. Distinguished Engineer 2009 IEEE International Symposium on Performance Analysis of Systems and Software My Background:
More informationDVFS Space Exploration in Power-Constrained Processing-in-Memory Systems
DVFS Space Exploration in Power-Constrained Processing-in-Memory Systems Marko Scrbak and Krishna M. Kavi Computer Systems Research Laboratory Department of Computer Science & Engineering University of
More informationBuilding blocks for 64-bit Systems Development of System IP in ARM
Building blocks for 64-bit Systems Development of System IP in ARM Research seminar @ University of York January 2015 Stuart Kenny stuart.kenny@arm.com 1 2 64-bit Mobile Devices The Mobile Consumer Expects
More informationMoore s Law: Alive and Well. Mark Bohr Intel Senior Fellow
Moore s Law: Alive and Well Mark Bohr Intel Senior Fellow Intel Scaling Trend 10 10000 1 1000 Micron 0.1 100 nm 0.01 22 nm 14 nm 10 nm 10 0.001 1 1970 1980 1990 2000 2010 2020 2030 Intel Scaling Trend
More informationSnort: The World s Most Widely Deployed IPS Technology
Technology Brief Snort: The World s Most Widely Deployed IPS Technology Overview Martin Roesch, the founder of Sourcefire and chief security architect at Cisco, created Snort in 1998. Snort is an open-source,
More informationVirtustream Cloud and Managed Services Solutions for US State & Local Governments and Education
Data Sheet Virtustream Cloud and Managed Services Solutions for US State & Local Governments and Education Available through NASPO ValuePoint Cloud Services VIRTUSTREAM CLOUD AND MANAGED SERVICES SOLUTIONS
More informationShortest path to the lab. Real-world verification. Probes provide observability
OVM/UVM for FPGAs: The End of Burn and Churn FPGA Verification by In-Circuit Test Burn and churn based on at-speed test with real input 2 Shortest path to the lab Nominal simulation of RTL blocks Relatively
More informationLOWERING POWER CONSUMPTION OF HEVC DECODING. Chi Ching Chi Techinische Universität Berlin - AES PEGPUM 2014
LOWERING POWER CONSUMPTION OF HEVC DECODING Chi Ching Chi Techinische Universität Berlin - AES PEGPUM 2014 Introduction How to achieve low power HEVC video decoding? Modern processors expose many low power
More informationMarch 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive
March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive 2018 BiTS Workshop Image: pilgrims49 / istock COPYRIGHT NOTICE The presentation(s)/poster(s) in this publication comprise the Proceedings
More informationATA DRIVEN GLOBAL VISION CLOUD PLATFORM STRATEG N POWERFUL RELEVANT PERFORMANCE SOLUTION CLO IRTUAL BIG DATA SOLUTION ROI FLEXIBLE DATA DRIVEN V
ATA DRIVEN GLOBAL VISION CLOUD PLATFORM STRATEG N POWERFUL RELEVANT PERFORMANCE SOLUTION CLO IRTUAL BIG DATA SOLUTION ROI FLEXIBLE DATA DRIVEN V WHITE PAPER Create the Data Center of the Future Accelerate
More informationHelping the channel capitalise on network transformation
Helping the channel capitalise on network transformation Next generation networks The network is changing Legacy networks are being crushed by the pressures of the digital era. They weren t built for the
More informationData Center Applications and MRV Solutions
Data Center Applications and MRV Solutions Introduction For more than 25 years MRV has supplied the optical transport needs of customers around the globe. Our solutions are powering access networks for
More informationResearch Challenges for FPGAs
Research Challenges for FPGAs Vaughn Betz CAD Scalability Recent FPGA Capacity Growth Logic Eleme ents (Thousands) 400 350 300 250 200 150 100 50 0 MCNC Benchmarks 250 nm FLEX 10KE Logic: 34X Memory Bits:
More informationSolace JMS Broker Delivers Highest Throughput for Persistent and Non-Persistent Delivery
Solace JMS Broker Delivers Highest Throughput for Persistent and Non-Persistent Delivery Java Message Service (JMS) is a standardized messaging interface that has become a pervasive part of the IT landscape
More informationProgramming Matters. MLC NAND Reliability and Best Practices for Data Retention. Data I/O Corporation. Anthony Ambrose President & CEO
Programming Matters MLC NAND Reliability and Best Practices for Data Retention Data I/O Corporation Anthony Ambrose President & CEO Flash Memory Summit 2013 Santa Clara, CA 1 Executive Summary As Process
More informationRethinking VDI: The Role of Client-Hosted Virtual Desktops. White Paper Virtual Computer, Inc. All Rights Reserved.
Rethinking VDI: The Role of Client-Hosted Virtual Desktops White Paper 2011 Virtual Computer, Inc. All Rights Reserved. www.virtualcomputer.com The Evolving Corporate Desktop Personal computers are now
More informationBuilding supercomputers from embedded technologies
http://www.montblanc-project.eu Building supercomputers from embedded technologies Alex Ramirez Barcelona Supercomputing Center Technical Coordinator This project and the research leading to these results
More informationChapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
More information