CS 61C: Great Ideas in Computer Architecture. MIPS CPU Datapath, Control Introduction

Size: px

Start display at page:

Download "CS 61C: Great Ideas in Computer Architecture. MIPS CPU Datapath, Control Introduction"

Preston Sharp
6 years ago
Views:

1 CS 61C: Great Ideas in Computer Architecture MIPS CPU Datapath, Control Introduction Instructor: Alan Christopher 7/28/214 Summer Lecture #2 1

2 Review of Last Lecture Critical path constrains clock rate Timing constants: setup, hold, and clk-to-q times Can adjust with extra registers (pipelining) Finite State Machines examples of sequential logic circuits Can implement systems with Register + CL Use MUXes to select among input S input bits selects one of 2 S inputs Build n-bit adder out of chained 1-bit adders Can also do subtraction and overflow detection! 7/28/214 Summer Lecture #2 2

3 Hardware Design Hierarchy Today system datapath control code registers multiplexer comparator state registers combinational logic register logic switching networks 7/28/214 Summer Lecture #2 3

4 Agenda Processor Design Administrivia Datapath Overview Assembling the Datapath Control Introduction 7/28/214 Summer Lecture #2 4

5 Five Components of a Computer Components a computer needs to work Computer Control Datapath Memory Input Output Processor Control ( brain ) Datapath ( brawn ) Memory Devices Input Output 7/28/214 Summer Lecture #2 5

6 The Processor Processor (CPU): Implements the instructions of the Instruction Set Architecture (ISA) Datapath: part of the processor that contains the hardware necessary to perform operations required by the processor ( the brawn ) Control: part of the processor (also in hardware) which tells the datapath what needs to be done ( the brain ) 7/28/214 Summer Lecture #2 6

7 Processor Design Process Now Five steps to design a processor: 1. Analyze instruction set -> datapath requirements 2. Select set of datapath components & establish clock methodology 3. Assemble datapath meeting the requirements 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer 5. Assemble the control logic Formulate Logic Equations Processor Control Datapath Memory Input Output Design Circuits 7/28/214 Summer Lecture #2 7

8 The MIPS-lite Instruction Subset ADDU and SUBU addu rd,rs,rt subu rd,rs,rt OR Immediate: ori rt,rs,imm16 LOAD and STORE Word lw rt,rs,imm16 sw rt,rs,imm op rs rt rd shamt funct 6 bits 5 bits 5 bits 5 bits 5 bits 6 bits op rs rt immediate 6 bits 5 bits 5 bits 16 bits op rs rt immediate 6 bits 5 bits 5 bits 16 bits BRANCH: beq rs,rt,imm16 31 op rs rt immediate 7/28/214 Summer Lecture # bits 5 bits 5 bits 16 bits 16

9 Register Transfer Language (RTL) All start by fetching the instruction: R-format: {op, rs, rt, rd, shamt, funct} MEM[ PC ] I-format: {op, rs, rt, imm16} MEM[ PC ] RTL gives the meaning of the instructions: Inst Register Transfers ADDU SUBU ORI LOAD R[rd] R[rs]+R[rt]; PC PC+4 R[rd] R[rs] R[rt]; PC PC+4 R[rt] R[rs] zero_ext(imm16); PC PC+4 R[rt] MEM[R[rs]+sign_ext(imm16)]; PC PC+4 STORE MEM[R[rs]+sign_ext(imm16)] R[rt]; PC PC+4 BEQ if ( R[rs] == R[rt] ) then PC PC+4 + (sign_ext(imm16) ) else PC PC+4 7/28/214 Summer Lecture #2 9

10 Step 1: Requirements of the Instruction Set Memory (MEM) Instructions & data (separate: in reality just caches) Load from and store to Registers ( -bit regs) Read rs and rt Write rt or rd PC Add 4 (+ maybe extended immediate) Extender (sign/zero extend) Add/Sub/OR unit for operation on register(s) or extended immediate Compare if registers equal? 7/28/214 Summer Lecture #2 1

11 Generic Datapath Layout PC MUX +4 instruction memory rd rs rt imm Register File ALU Data memory 1. Instruction Fetch 2. Decode/ Register Read 3. Execute 4. Memory 5. Register Write Break up the process of executing an instruction Smaller phases easier to design and modify independently 7/28/214 Summer Lecture #2 11

12 ALU MUX Adder Step 2: Components of the Datapath Combinational Elements Gates and wires State Elements + Clock Building Blocks: CarryIn Select OP A B Sum CarryOut A Y B A B Result Adder Multiplexer ALU 7/28/214 Summer Lecture #2 12

13 ALU Requirements MIPS-lite: add, sub, OR, equality ADDU R[rd] = R[rs] + R[rt];... SUBU R[rd] = R[rs] R[rt];... ORI R[rt] = R[rs] zero_ext(imm16)... BEQ if ( R[rs] == R[rt] ) Equality test: Use subtraction and implement output to indicate if result is P&H also adds AND, Set Less Than (1 if A < B, otherwise) Can see ALU from P&H C.5 (on CD) 7/28/214 Summer Lecture #2 13

14 Storage Element: Idealized Memory Memory (idealized) One input bus: Data In One output bus: Data Out Memory access: Read: Write Enable =, data at Address is placed on Data Out Write: Write Enable = 1, Data In written to Address Clock input () Address Write Enable Data In input is a factor ONLY during write operation During read, behaves as a combinational logic block: Address valid => Data Out valid after access time DataOut 7/28/214 Summer Lecture #2 14

15 Storage Element: Register As seen in Logisim intro N-bit input and output buses Data In Write Enable Data Out Write Enable input N N Write Enable: De-asserted (): Data Out will not change Asserted (1): Data In value placed onto Data Out after trigger 7/28/214 Summer Lecture #2 15

16 Storage Element: Register File Register File consists of registers: Output buses busa and busb Input bus busw Register selection Place data of register RA (number) onto busa Place data of register RB (number) onto busb Store data on busw into register RW (number) when Write Enable is 1 Clock input () RW RA RB Write Enable5 5 5 busw input is a factor ONLY during write operation During read, behaves as a combinational logic block: RA or RB valid => busa or busb valid after access time Clk x -bit Registers busa busb 7/28/214 Summer Lecture #2 16

17 Agenda Processor Design Administrivia Datapath Overview Assembling the Datapath Control Introduction 7/28/214 Summer Lecture #2 17

18 Administrivia HW 5 due Thursday Project 2 due Sunday Project 1 and Midterm graded See piazza for details No lab on Thursday work on HW/project 7/28/214 Summer Lecture #2 18

19 Agenda Processor Design Administrivia Datapath Overview Assembling the Datapath Control Introduction Clocking Methodology 7/28/214 Summer Lecture #2 19

20 Datapath Overview (1/5) PC MUX +4 instruction memory rd rs rt imm Register File ALU Data memory 1. Instruction Fetch 2. Decode/ Register Read Phase 1: Instruction Fetch (IF) Fetch -bit instruction from memory Increment PC (PC = PC + 4) 3. Execute 4. Memory 5. Register Write 7/28/214 Summer Lecture #2 2

21 Datapath Overview (2/5) PC MUX +4 instruction memory rd rs rt imm Register File ALU Data memory 1. Instruction Fetch 2. Decode/ Register Read 3. Execute 4. Memory 5. Register Write Phase 2: Instruction Decode (ID) Read the opcode and appropriate fields from the instruction Gather all necessary registers values from Register File 7/28/214 Summer Lecture #2 21

22 Datapath Overview (3/5) PC MUX +4 instruction memory rd rs rt imm Register File ALU Data memory 1. Instruction Fetch 2. Decode/ Register Read Phase 3: Execute (EX) 3. Execute 4. Memory 5. Register Write ALU performs operations: arithmetic (+,-,*,/), shifting, logical (&, ), comparisons (slt,==) Also calculates addresses for loads and stores 7/28/214 Summer Lecture #2 22

23 Datapath Overview (4/5) PC MUX +4 instruction memory rd rs rt imm Register File ALU Data memory 1. Instruction Fetch 2. Decode/ Register Read 3. Execute 4. Memory 5. Register Write Phase 4: Memory Access (MEM) Only load and store instructions do anything during this phase; the others remain idle or skip this phase Should hopefully be fast due to caches 7/28/214 Summer Lecture #2 23

24 Datapath Overview (5/5) PC MUX +4 instruction memory rd rs rt imm Register File ALU Data memory 1. Instruction Fetch 2. Decode/ Register Read 3. Execute 4. Memory 5. Register Write Phase 5: Register Write (WB for write back ) Write the instruction result back into the Register File Those that don t (e.g. sw, j, beq) remain idle or skip this phase 7/28/214 Summer Lecture #2 24

25 Why Five Stages? Could we have a different number of stages? Yes, and other architectures do So why does MIPS have five if instructions tend to idle for at least one stage? The five stages are the union of all the operations needed by all the instructions There is one instruction that uses all five stages: load (lw/lb) 7/28/214 Summer Lecture #2 25

26 Agenda Processor Design Administrivia Datapath Overview Assembling the Datapath Control Introduction 7/28/214 Summer Lecture #2 26

27 Step 3: Assembling the Datapath Assemble datapath to meet RTL requirements Exact requirements will change based on ISA Here we will examine each instruction of MIPS-lite The datapath is all of the hardware components and wiring necessary to carry out ALL of the different instructions Make sure all components (e.g. RegFile, ALU) have access to all necessary signals and buses Control will make sure instructions are properly executed (the decision making) 7/28/214 Summer Lecture #2 27

28 Datapath by Instruction All instructions: Instruction Fetch (IF) Fetch the Instruction: Mem[PC] Update the program counter: Sequential Code: PC PC + 4 Branch and Jump: PC PC something else Next Address Logic Address Instruction Memory Instruction 7/28/214 Summer Lecture #2 28

29 Datapath by Instruction All instructions: Instruction Decode (ID) Pull off all relevant fields from instruction to make available to other parts of datapath MIPS-lite only has R-format and I-format Control will sort out the proper routing (discussed later) Instr Wires and Splitters 7/28/214 Summer Lecture # opcode rs rt rd shamt funct imm

30 ALU Step 3: Add & Subtract ADDU R[rd] R[rs]+R[rt]; Hardware needed: Instruction Mem and PC (already shown) Register File (RegFile) for read and write ALU for add/subtract busw busa A RW RA RB Result x -bit Registers busb B 7/28/214 Summer Lecture #2 3

31 ALU Step 3: Add & Subtract ADDU R[rd] R[rs]+R[rt]; Connections: RegFile and ALU Inputs Connect RegFile and ALU RegWr (1) and ALUctr (ADD/SUB) set by control in ID busw rd rs rt RegWr RW RA RB x -bit Registers busa busb A B ALUctr Result 7/28/214 Summer Lecture #2 31

32 ALU Step 3: Or Immediate ORI R[rt] R[rs] zero_ext(imm16); Is the hardware below sufficient? Zero extend imm16? Pass imm16 to input of ALU? Write result to rt? busw rd rs rt RegWr RW RA RB x -bit Registers busa busb ALUctr Result 7/28/214 Summer Lecture #2

33 ALU ZeroExt Step 3: Or Immediate ORI R[rt] R[rs] zero_ext(imm16); Add new hardware: Still support add/sub New control signals: RegDst, ALUSrc How to implement this? RegDst rd RegWr 1 imm16 rt rs 5 5 rt 5 RW RA RB RegFile 16 busa busb 2:1 MUX 1 ALUSrc ALUctr 7/28/214 Summer Lecture #2 33

34 ALU ZeroExt Step 3: Load LOAD R[rt] MEM[R[rs]+sign_ext(Imm16)]; Hardware sufficient? Sign extend imm16? Where s MEM? RegDst rd rt RegWr 1 rs 5 5 rt 5 RW RA RB RegFile busa busb ALUctr imm ALUSrc 7/28/214 Summer Lecture #2 34

35 ALU Extender Step 3: Load LOAD R[rt] MEM[R[rs]+sign_ext(Imm16)]; New control signals: ExtOp, MemWr, MemtoReg Must now also handle sign extension RegDst RegWr busw rd 1 imm16 rt rs 5 5 RW RA RB RegFile 16 ExtOp rt 5 busa busb 1 ALUSrc??? ALUctr Data In MemWr WrEn Addr Data Memory MemtoReg 1 What goes here during a store? 7/28/214 Summer Lecture #2 35

36 ALU Extender Step 3: Store STORE MEM[R[rs]+sign_ext(Imm16)] R[rt]; Connect busb to Data In (no extra control needed!) RegDst RegWr busw rd 1 rs 5 5 RW RA RB RegFile imm16 rt 16 ExtOp rt 5 busa busb 1 ALUSrc ALUctr Data In MemWr WrEn Addr Data Memory MemtoReg 1 7/28/214 Summer Lecture #2 36

37 ALU Extender Step 3: Branch If Equal BEQ if(r[rs]==r[rt]) then PC PC+4 + (sign_ext(imm16) ) Need comparison output from ALU RegDst rd rt 1 RegWr rs rt zero busw RW RA RB RegFile busa busb imm ExtOp ALUSrc ALUctr = Data In MemWr WrEn Addr Data Memory MemtoReg 1 7/28/214 Summer Lecture #2 37

38 PC MUX Adder Adder PC Ext Step 3: Branch If Equal BEQ if(r[rs]==r[rt]) then PC PC+4 + (sign_ext(imm16) ) Revisit next address logic : npc_sel zero Sign extend and 4 imm16 4 How to hook these up???? PC Address 1 Instruction Memory Addr Instruction Memory Next Address Logic Instruction Instruction Instr Fetch Unit 7/28/214 Summer Lecture #2 38

39 MUX Step 3: Branch If Equal BEQ if(r[rs]==r[rt]) then PC PC+4 + (sign_ext(imm16) ) Revisit next address logic : npc_sel should be 1 if branch, otherwise npc_sel npc_sel zero MUX zero MUX PC+4 nextpc (npc) PC+4 + branchaddr 1 How does this change if we add bne? 7/28/214 Summer Lecture #2 39

40 PC MUX Adder Adder PC Ext Step 3: Branch If Equal BEQ if(r[rs]==r[rt]) then PC PC+4 + (sign_ext(imm16) ) Revisit next address logic : npc_sel zero 4 Addr Instruction Instruction Memory 1 imm16 Instr Fetch Unit 7/28/214 Summer Lecture #2 4

41 Technology Break 7/28/214 Summer Lecture #2 41

42 Agenda Processor Design Administrivia Datapath Overview Assembling the Datapath Control Introduction 7/28/214 Summer Lecture #2 42

43 Processor Design Process Now Five steps to design a processor: 1. Analyze instruction set -> Processor datapath requirements Control 2. Select set of datapath components & establish clock methodology Datapath 3. Assemble datapath meeting the requirements 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer 5. Assemble the control logic Formulate Logic Equations Design Circuits 7/28/214 Summer Lecture #2 43 Memory Input Output

44 Control Need to make sure that correct parts of the datapath are being used for each instruction Have seen control signals in datapath used to select inputs and operations For now, focus on what value each control signal should be for each instruction in the ISA Next lecture, we will see how to implement the proper combinational logic to implement the control 7/28/214 Summer Lecture #2 44

45 <:15> <11:15> <16:2> <21:25> ALU Extender Desired Datapath For addu R[rd] R[rs]+R[rt]; npc_sel= +4 Instr Instruction <31:> RegDst= 1 rd rt Fetch Unit 1 rs rt rd imm16 RegWr= 1 rs rt ALUctr= ADD zero MemtoReg= RW RA RB busa MemWr= busw = RegFile busb WrEn Addr imm16 1 Data In Data 1 16 Memory ExtOp= X ALUSrc=

46 <:15> <11:15> <16:2> <21:25> ALU Extender Desired Datapath For ori R[rt] R[rs] ZeroExt(imm16); RegDst= npc_sel= +4 rd 1 imm16 rt RegWr= 1 rs rt ALUctr= OR zero MemtoReg= RW RA RB busa MemWr= busw = RegFile busb 16 ExtOp= Zero Instr Fetch Unit 1 ALUSrc= Instruction <31:> rs rt rd imm16 WrEn Addr Data In Data Memory 1 1

47 <:15> <11:15> <16:2> <21:25> ALU Extender Desired Datapath For load R[rt] MEM{R[rs]+SignExt[imm16]}; RegDst= npc_sel= +4 rd 1 RegWr= 1 rs rt ALUctr= ADD zero MemtoReg= 1 RW RA RB busa MemWr= busw = RegFile busb rt imm16 16 ExtOp= Sign Instr Fetch Unit Instruction <31:> imm16 WrEn Addr 1 Data In Data Memory ALUSrc= 1 7/28/214 Summer Lecture #2 47 rs rt rd 1

48 <:15> <11:15> <16:2> <21:25> ALU Extender Desired Datapath For store MEM{R[rs]+SignExt[imm16]} R[rt]; RegDst= X npc_sel= rd 1 RegWr= rs rt ALUctr= ADD zero MemtoReg= X RW RA RB busa MemWr= busw = 1 RegFile busb rt imm ExtOp= Sign Instr Fetch Unit Instruction <31:> rs rt rd imm16 WrEn Addr 1 Data In Data Memory ALUSrc= 1 1

49 <:15> <11:15> <16:2> <21:25> ALU Extender Desired Datapath For beq BEQ if(r[rs]==r[rt]) then PC PC+4 + (sign_ext(imm16) ) npc_sel= Br Instr Instruction <31:> Fetch RegDst= X rd rt Unit 1 rs rt rd imm16 RegWr= rs rt ALUctr= SUB zero MemtoReg= RW RA RB busa MemWr= busw = RegFile busb WrEn Addr imm16 1 Data In Data 1 16 Memory ExtOp= X ALUSrc= X 49

50 ALU Extender MIPS-lite Datapath Control Signals ExtOp: -> zero ; 1 -> sign MemWr: 1 -> write memory ALUsrc: -> busb; 1 -> imm16 MemtoReg: -> ALU; 1 -> Mem ALUctr: ADD, SUB, OR RegDst: -> rt ; 1 -> rd npc_sel: -> +4; 1 -> branch RegWr: 1 -> write register RegDst rd rt npc_sel Instr Fetch 1 Unit RegWr rs rt zero busw imm16 RW RA RB RegFile 16 ExtOp busa busb 1 ALUSrc = ALUctr Data In MemWr WrEn Addr Data Memory MemtoReg 1

51 Question: Which statement is TRUE about the MIPS-lite ISA? (B) When not in use, parts of the datapath cease to carry a value. (G) Adding the instruction jr will not change the datapath. (P) All control signals will be don t care ( X ) in at least one instruction. (Y) Adding the instruction addiu will not change the datapath. 51

52 Summary (1/2) Five steps to design a processor: Analyze instruction set -> datapath requirements Select set of datapath components & establish clock methodology Assemble datapath meeting the requirements Analyze implementation of each instruction to determine setting of control points that effects the register transfer Assemble the control logic Processor Control Datapath Memory Input Output Formulate Logic Equations Design Circuits 7/28/214 Summer Lecture #2 52

53 Summary (2/2) Determining control signals Any time a datapath element has an input that changes behavior, it requires a control signal (e.g. ALU operation, read/write) Any time you need to pass a different input based on the instruction, add a MUX with a control signal as the selector (e.g. next PC, ALU input, register to write to) Your datapath and control signals will change based on your ISA 7/28/214 Summer Lecture #2 53

CS 61C: Great Ideas in Computer Architecture Datapath. Instructors: John Wawrzynek & Vladimir Stojanovic

CS 61C: Great Ideas in Computer Architecture Datapath Instructors: John Wawrzynek & Vladimir Stojanovic http://inst.eecs.berkeley.edu/~cs61c/fa15 1 Components of a Computer Processor Control Enable? Read/Write