Analog and Telecommunication Electronics
|
|
- Samantha Phelps
- 6 years ago
- Views:
Transcription
1 Politecnico di Torino - ICT School Analog and Telecommunication Electronics C1 - PLL linear analysis» PLL basics» Application examples» Linear analysis» Phase error 26/03/ ATLCE - C DDC 2014 DDC 1
2 Lesson C1: PLL linear analysis PLL basics How the PLL works, application examples Block diagram of the PLL PLL linear model PLL transfer function Parameters and transfer function Loop filter (RC, RRC, active, charge pump) Loop gain Phase error, transient and steady state References: D. Del Corso: Elettronica per Telecomunicazioni: 3.1, 3.2 S. Franco: Design with OA and Analog IC: /03/ ATLCE - C DDC 2014 DDC 2
3 Phase Lock Loops PLL working principle (lesson B1) Block diagram, phase error, parameters, capture/lock range PLL circuits (lesson B2) Analysis of PLLs (lesson B3 and B4) Applications (lessons B5, B6, B7) AM, FM, FSK, PSK demodulators Integer and fractional synthesizer, DDS data recovery and clock synchronization Lab 1: VCO, digital applications Lab 2: tone decoder, analog applications 26/03/ ATLCE - C DDC 2014 DDC 3
4 PLL: where? Several PLLs are used in a radio system (cell phone) A: local oscillator for TX frequency translation B: local oscillator for RX frequency translation C: I/Q reference signal for RX D: I/Q reference signals for TX E: clock multipliers and data synchronizer 26/03/ ATLCE - C DDC 2014 DDC 4
5 PLLs in the TX-RX system Frequency synthesizers Generate reference signals Synchronizers and clock multipliers. 26/03/ ATLCE - C DDC 2014 DDC 5
6 A real equipment B C D E A 26/03/ ATLCE - C DDC 2014 DDC 6
7 Inside a P-RX All local oscillator signals generated from a unique reference by a PLL synthesizer 26/03/ ATLCE - C DDC 2014 DDC 7
8 PLL applications Generate signals (phase) locked to a reference AM and FM coherent demodulators TV synchronization Frequency synthesizers Resynchronization Clock/Data recovery and separation (CDR) Bandpass filter with tunable parameters Center frequency Bandwidth and Q 26/03/ ATLCE - C DDC 2014 DDC 8
9 Phase synchronization examples Angular frequency ω is the derivative of phase θ. Same frequency constant phase difference θe All oscillators exhibit tolerance and drift example 1 Separate oscillators cannot provide the same frequency example 2 PLL: generate a signal locked to a reference Constant θe same frequency 26/03/ ATLCE - C DDC 2014 DDC 9
10 Phase Lock Loop block diagram Vi: input signal Vi(t) = Vi sin(ω i t+ θ i ) PD: Phase Demodulator V I PD V D F: loop filter VCO: Voltage Controlled Oscillator V O VCO F V C Vo: output signal (from VCO) Vo(t) = Vo cos(ω o t+ θ o ) 26/03/ ATLCE - C DDC 2014 DDC 10
11 PLL parameters θe = θi -θo Vd = F(θe) Linear model: Vd = Kd θe PD gain: Kd Vc = Vd F(s) DC filter gain: F(0) Passive: linear, active: limited range ω = G(Vc) Linear model: ω o = Ko Vc VCO gain: Ko If Vc = Vco ω o = ω or (not always Vco = 0) Loop gain : DC loop gain: Kd Ko F(s) Kd Ko F(0) 26/03/ ATLCE - C DDC 2014 DDC 11
12 Linearity: where? Any real circuit has a limited linearity range The above relations assume linearity in: Phase detector: Vd = Kd θe Some PD have intrinsic nonlinear transfer function VCO gain: ω = Ko Vc Most VCO have nonlinear ω(vc) Loop filter: F(s) Passive; saturation if active 26/03/ ATLCE - C DDC 2014 DDC 12
13 Lesson B1: PLL linear analysis PLLs: where? PLL basics How the PLL works Application examples Block diagram of the PLL PLL transfer function Parameters and transfer function Loop filter Loop gain Phase error, transient and steady state 26/03/ ATLCE - C DDC 2014 DDC 13
14 PLL transfer function - 1 A PLL handles phases Angular frequency ω = derivative of phase θ Using L-transform 26/03/ ATLCE - C DDC 2014 DDC 14
15 PLL transfer function - 2 Phase detector: Loop filter: VCO: Overall fdt: 26/03/ ATLCE - C DDC 2014 DDC 15
16 PLL transfer function - 3 Loop equation PLL transfer function: = 26/03/ ATLCE - C DDC 2014 DDC 16
17 Lock behavior The PLL senses and handles the phase The lock condition means ω o = ω i Starting state: ω o = ω i» With constant input frequency the phase difference, and therefore Vd do not change As ω i, changes, also θe and Vd are modified» The changes in Vd, filtered through F(s), shift the VCO» As long as ω o ω i, θe and Vd change continuously The only steady state condition is ω o =ω i (constant θe) This is the lock keeping mechanism 26/03/ ATLCE - C DDC 2014 DDC 17
18 Phase error The phase error is defined as: θ e = θ i - θ o θ o = θ i H(s); θ e = θ i - θ o = θ i (1 - H(s)) Same denominator as H(s) Same parameters for time & frequency responses: for II-order damping e resonant frequency n 26/03/ ATLCE - C DDC 2014 DDC 18
19 PLL math & parameters summary v i = V i sin (ω i t+ θ i ); v o = V o cos (ω o t+ θ o ) H(s) = θ o (s)/θ i (s) θ e = θ i θ o = θ i (1 - H(s)) Vd = Kd θe Vc = Vd F(s) ω or = ω o for Vc = Vco ω = Ko Vc Loop gain DC loop gain PD gain: Kd DC filter gain: F(0) VCO gain: Ko G L (s) = Kd Ko F(s) G L (0) = Kd Ko F(0) 26/03/ ATLCE - C DDC 2014 DDC 19
20 Choices for the loop filter F(s) Direct wire RC cell (lowpass) R-R-C cell V I PD V D II order cell Finite-gain amplifier F Infinite-gain amplifier V O VCO V C Charge pump circuits 26/03/ ATLCE - C DDC 2014 DDC 20
21 Direct wire F(s) = 1 Vc = Vd F(s) order 0; PLL H(s) order 1 Only a first example, no real application! 26/03/ ATLCE - C DDC 2014 DDC 21
22 H(s) order 1 frequency response H(s) = 1, o = i H(s) < 1, o i 26/03/ ATLCE - C DDC 2014 DDC 22
23 RC cell filter F(s) order 1 H(s) order 2 Widely used simple filter 26/03/ ATLCE - C DDC 2014 DDC 23
24 H(s) in a PLL with RC filter Response depends on ω n,, H(0) parameters Three parameters Two degrees of freedom: Ko*Kd, R*C Not possible to get independent ω n,, H(0) 26/03/ ATLCE - C DDC 2014 DDC 24
25 R-RC filter F(s) order 1 H(s) order 2 Three degrees of freedom Independent control of ω n,, H(0) Most used filter 26/03/ ATLCE - C DDC 2014 DDC 25
26 Filter with gain Needs active element Example: Op.Amp. amplifier Frequency response F(s) order 1 H(s) order 2, with 2 parameters (R2/R1, R2*C) 26/03/ ATLCE - C DDC 2014 DDC 26
27 PLL order PLL order H(s) order H(s) order = F(s) order + 1 H(s) order 1 H(s) order 2 All cases parameter ω o parameters ω o and DC gain (F(0)) 26/03/ ATLCE - C DDC 2014 DDC 27
28 Infinite gain In steady state Vc = Vd F(0) To change ωo, Vc and θe - must change The ratio between phase error θe and control signal Vc depends from Kd and F(0) Infinite gain (F(0) ), Vc 0 even for Vd = 0. For an infinite-gain locked PLL, the phase error e = 0 Two ways to get infinite gain High gain amplifier Charge pump 26/03/ ATLCE - C DDC 2014 DDC 28
29 Infinite gain with amplifier Active integrator, based on Op Amp DC gain = open loop Op Amp gain 26/03/ ATLCE - C DDC 2014 DDC 29
30 Charge pump circuit A closes on Vi edge, opens on Vo edge B closes on Vo edge, opens on Vi edge Capacitor C charged or discharged through A or B Similar circuit with 3-S output and RC cell A,B Vc steady if Phase error = 0 (edges occur at the same time) V C Infinite gain (equivalent!) 26/03/ ATLCE - C DDC 2014 DDC 30
31 Infinite gain with charge pump Ideal integrator built with C + SW 2 SW or 3-S output Similar behavior as open loop Op. Amp. Can be seen as a chopped Op Amp No need for amplifier Used with CMOS circuit needs high input impedance VCO Limited range (0 V DD, or bipolar) 26/03/ ATLCE - C DDC 2014 DDC 31
32 Lesson B1: PLL linear analysis PLLs: where? PLL basics How the PLL works Application examples Block diagram of the PLL PLL transfer function Parameters and transfer function Loop filter Loop gain Phase error, transient and steady state 26/03/ ATLCE - C DDC 2014 DDC 32
33 Steady state phase error Defined as Computed as Depends on: Input signal i DC loop gain: Ko Kd F(0) Steady state phase error θ er 26/03/ ATLCE - C DDC 2014 DDC 33
34 Phase error analysis Phase error depends from Signals Loop tytpe and parameters Signal: Phase step Frequency step, phase ramp Frequency ramp, parabolic phase Loop parameters loop filter F(s) Finite DC gain Infinite DC gain 26/03/ ATLCE - C DDC 2014 DDC 34
35 Input signal: phase step ω O θ O No need to change the VCO frequency Steady state error with finite loop gain: Always 0 Steady state error with infinite loop gain: Always 0 Signals in: PSK, phase modulations 26/03/ ATLCE - C DDC 2014 DDC 35
36 Input signal: linear phase ramp ω O The VCO frequency must be modified Steady state error with finite loop gain: Constant Steady state error with infinite loop gain: Always 0 FSK, doppler with fixed relative speed 26/03/ ATLCE - C DDC 2014 DDC 36
37 Input signal: quadratic phase ramp ω O The VCO frequency must be modified Steady state error with finite loop gain: Unbounded Steady state error with infinite loop gain: Constant Doppler with fixed acceleration 26/03/ ATLCE - C DDC 2014 DDC 37
38 Summary for steady state phase error Input signal 26/03/ ATLCE - C DDC 2014 DDC 38
39 Lesson B1 tests Mention some applications of PLLs. Draw the block diagram of a PLL. How are defined the parameters Kd, Ko, F(0)? Define the PLL transfer function H(s). Which is the relation between F(s) and H(s)? List the approximations of the PLL linear model. How to compute the steady state phase error? Evaluate θer value for linear phase ramp input to a PLL using phase detectors with finite/infinite gain Kd 26/03/ ATLCE - C DDC 2014 DDC 39
Telecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics B7 PLL digital applications» PSK demodulation» Clock resynchronization» Clock/data recovery (CDR) Clock synchronization Clock multipliers
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F4 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 30/05/2014-1 ATLCE - F4-2011
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics F1 - Power devices: diodes» Switches» pn Junction» Diode models» Dynamic behavior» Zener diodes AY 2015-16 26/04/2016-1
More informationFractional Divider Evaluation Board AD9858FDPCB
Fractional Divider Evaluation Board AD9858FDPCB INTRODUCTION The AD9858 is a 1 GHz direct digital synthesizer (DDS) featuring a 10-bit DAC, an RF mixer, and on-chip PLL synthesis blocks. Used in conjunction,
More informationMODELING PHASE-LOCKED LOOPS USING VERILOG
MODELING PHASE-LOCKED LOOPS USING VERILOG Jeffrey Meyer Director of Engineering Symmetricom, Inc. 3750 West Wind Blvd. Santa Rosa CA 95403, USA Abstract An essential component of any mixed signal embedded
More informationHigh Speed CMOS Charge Pump Circuit for PLL Applications Using 180nm CMOS Technology
High Speed CMOS Charge Pump Circuit for PLL Applications Using 180nm CMOS Technology Ronak J. Patel 1, Shaishav P. Patel 2, Nilesh D. Patel 3 1 PG Student, CSPIT, Changa, 2 PG Student, LCIT, Bhandu, 3
More informationCourse Batch Semester Subject Code Subject Name. B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits
Course Batch Semester Subject Code Subject Name B.E-Marine Engineering B.E- ME-16 III UBEE307 Integrated Circuits Part-A 1 Define De-Morgan's theorem. 2 Convert the following hexadecimal number to decimal
More informationPage 1 ATLCE - G2 17/06/2013. Analog and Telecommunication Electronics 2013 DDC 1. Politecnico di Torino - ICT School
Politecnico di Torino - CT School Lesson G2: Linear voltage regulators Analog and Telecommunication Electronics G2 - Linear voltage regulators» Shunt regulators» Series regulator» ntegrated regulators»ldo
More informationSmartSpice Verilog-A Interface. Behavioral and Structural Modeling Tool - Device Model Development
SmartSpice Verilog-A Interface Behavioral and Structural Modeling Tool - Device Model Development Verilog-A Models and Features Agenda Overview Design Capability Compact Modeling Verilog-A Inteface - 2
More informationCharacterizing Your PLL-based Designs To Manage System Jitter. Agilent Technologies
Characterizing Your PLL-based Designs To Manage System Jitter Rob Sleigh Greg D. Le Cheminant Agilent Technologies Copyright 2008 Agilent Technologies Page 1 Outline A review of digital communications
More informationASNT8050-PQB GHz and GHz Programmable PLL with integrated VCOs
ASNT8050-PQB 7.4-8.8GHz and 10.8-12.7GHz Programmable PLL with integrated VCOs Programmable clock multiplier (CMU) with two selectable frequency ranges of internal PLL Optional operational mode as a clock
More informationDDS DAC Output Evaluation Board AD9858PCB
DDS DAC Output Evaluation Board AD9858PCB INTRODUCTION The AD9858 is a 1 GHz direct digital synthesizer (DDS) featuring a 10-bit DAC, an RF mixer, and on-chip PLL synthesis blocks. Used in conjunction,
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis 23/05/2014-1 ATLCE - F2-2014 DDC 2014 DDC
More informationSet Up a PLL Loop Filter on the ez80f91 MCU
Application Note Set Up a PLL Loop Filter on the ez80f91 MCU AN017504-0108 Abstract This document provides information that will help an application developer effectively use the ez80f91 MCU s on-chip
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics F2 Active power devices»mos»bjt» IGBT, TRIAC» Safe Operating Area» Thermal analysis AY 2015-16 26/04/2016-1
More informationWhat is the difference between SIMPLIS and Spice?
What is the difference between SIMPLIS and Spice? SIMPLIS SIMPLIS uses piecewise linear (PWL) analysis and modeling techniques All nonlinearities are modeled with piecewise linear approximations At any
More informationSECTION -I Q.1 A Define & Explain following Opamp parameters with their measurement techniques.
[Total No. of Questions: 12] [Total No. of Printed Pages: 3] UNIVERSITY OF PUNE [4363]-10 T. E. (Electronics/electronics and Telecommunication Engg) Analog Integrated Circuit Design and Application (2003
More informationSLC ultra low jitter Clock Synthesizer 2 MHz to 7 GHz
SLC ultra low jitter Clock Synthesizer 2 MHz to 7 GHz Datasheet The SLC is a very affordable single or dual clock 7 GHz synthesizer that exhibits outstanding phase noise and jitter performance in a very
More informationTINA-TI Simulation Software. Application Note
TINA-TI Simulation Software Application Note Phil Jaworski Design Team 6 11/16/2012 Abstract TINA-TI is a circuit design and simulation tool created by both Texas Instruments and DesignSoft that has helped
More informationHewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis
October 13, 2006 Hewlett-Packard HDCS-2000 CMOS Image Sensor Circuit Analysis Table of Contents Introduction... Page 1 List of Figures... Page 3 Device Summary Sheet... Page 11 Top Level Diagram...Tab
More informationOperating temperature Topr 40 to +85 C Storage temperature Tstg 55 to +125 C
Ordering number : EN3356A SANYO Semiconductors DATA SHEET LC7185-8750 Overview This 27 MHz band, PLL frequency synthesizer LSI chip is designed specifically for CB transceivers. The specifications are
More informationParameterize behavioral models using WiCkeD Modeling
Parameterize behavioral models using WiCkeD Modeling Demonstrator: Charge Pump Phase Locked Loop (CP-PLL) Dr. Volker Glöckel Introduction Overview Motivation and Documented Use Cases Demonstrator: CP-PLL
More information40Gbit/s Coherent Optical Receiver Using a Costas Loop
1 40Gbit/s Coherent Optical Receiver Using a Costas Loop H. Park, M. Lu, E. Bloch, T. Reed, Z. Griffith, L. Johansson, L. Coldren, and M. Rodwell University of California at Santa Barbara 2 Introductions
More informationEvaluation Boards for Integer-N PLL Synthesizers
Page 1 of 5 Search: Parametric Search Replacement Parts Search View Cart My Account Log Home > Technical Support > Contact Us P Product Categories Amplifiers and Comparators Analog to Digital Converters
More informationSelecting PLLs for ASIC Applications Requires Tradeoffs
Selecting PLLs for ASIC Applications Requires Tradeoffs John G. Maneatis, Ph.., President, True Circuits, Inc. Los Altos, California October 7, 2004 Phase-Locked Loops (PLLs) are commonly used to perform
More informationUsing solderless breadboards
Page 1 of 9 Using solderless breadboards This document describes how to use the solderless breadboards available in the experimental didactic lab (LED, previously LADISPE) of Politecnico di Torino. 1 Setting
More informationEE445L Fall 2012 Quiz 2B Page 1 of 6
EE445L Fall 2012 Quiz 2B Page 1 of 6 Jonathan W. Valvano First: Last: November 16, 2012, 10:00-10:50am. Open book, open notes, calculator (no laptops, phones, devices with screens larger than a TI-89 calculator,
More informationOptimization of Phase- Locked Loop Circuits via Geometric Programming
Optimization of Phase- Locked Loop Circuits via Geometric Programming D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. S. Mohan, S. Boyd, T. H. Lee, and M. Hershenson Outline Motivation Geometric programming
More information5. Delta-Sigma Modulators for ADC
Basics Architectures SC Modeling Assisted Low-Power 1/46 5. Delta-Sigma Modulators for ADC Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat
More informationTing Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China
CMOS Crossbar Ting Wu, Chi-Ying Tsui, Mounir Hamdi Hong Kong University of Science & Technology Hong Kong SAR, China OUTLINE Motivations Problems of Designing Large Crossbar Our Approach - Pipelined MUX
More informationVT-820 VT-820. Temperature Compensated Crystal Oscillator Previous Vectron Model VTM3. Description
VT-820 Temperature Compensated Crystal Oscillator Previous Vectron Model VTM3 VT-820 Description Vectron s VT-820 Temperature Compensated Crystal Oscillator (TCXO) is a quartz stabilized, clipped sine
More informationCHAPTER 4 DUAL LOOP SELF BIASED PLL
52 CHAPTER 4 DUAL LOOP SELF BIASED PLL The traditional self biased PLL is modified into a dual loop architecture based on the principle widely applied in clock and data recovery circuits proposed by Seema
More informationEVAL-AD9913 GENERAL DESCRIPTION FEATURES PACKAGE CONTENTS EVALUATION BOARD BLOCK DIAGRAM
FEATURES Evaluation board powered solely via the USB port Easy to use Windows graphical user interface allowing software control of all AD9913 features Flexible reference clock input accepts external crystal
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 5 ZENER DIODE VOLTAGE REGULATOR, DIODE CLIPPERS AND CLAMPERS OBJECTIVES The purpose of this experiment
More informationRCTI, SOLA, AHMEDABAD INFORMATION TECHNOLOGY DEPARTMENT. SUBJECT :- Advanced Computer Programming ( )
RCTI, SOLA, AHMEDABAD INFORMATION TECHNOLOGY DEPARTMENT SUBJECT :- Advanced Computer Programming (3320702) Assignment 1 (Unit I - Array) Define an array. Explain types of array. Give advantage and disadvantage
More informationEvaluation Board User Guide UG-035
Evaluation Board User Guide UG-035 One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Evaluating the AD9552 Oscillator Frequency Upconverter
More informationIntel Stratix 10 Clocking and PLL User Guide
Intel Stratix 10 Clocking and PLL User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel Stratix 10 Clocking
More informationHT-1A Dual Band CW QRP Transceiver. User Manual
HT-1A Dual Band CW QRP Transceiver User Manual Rev A, June 17, 2018 Designed by BD4RG Exclusively distributed by CRKITS.COM and its worldwide distributors Join the group http://groups.io/g/crkits to get
More informationTexas Instruments. XIO2000AI PCI Express to PCI Bus Translation Bridge. PCI Express Interface Circuit Analysis
Texas Instruments XIO2000AI PCI Express to PCI Bus Translation Bridge PCI Express Interface Circuit Analysis For questions, comments, or more information about this report, or for any additional technical
More informationLV24020LP Development Specifications
05.02.18 Ver2.23 LV24020LP Development Specifications Ultra-compact FM tuner IC for mobile set Overview The LV24020LP is FM tuner IC s that requires absolutely no external components. They incorporates
More informationVariable Power Supply Digital Control Circuit Diagram Using Lm317
Variable Power Supply Digital Control Circuit Diagram Using Lm317 DIGITAL POWER SUPPLY USING LM317 A Major Project Report Submitted partial fulfillment of the requirement for the award of the Degree of
More informationRational and Irrational Numbers
LESSON. Rational and Irrational Numbers.NS. Know that numbers that are not rational are called irrational. Understand informally that every number has a decimal expansion;... lso.ns.2,.ee.2? ESSENTIL QUESTION
More informationNevis ADC Design. Jaroslav Bán. Columbia University. June 4, LAr ADC Review. LAr ADC Review. Jaroslav Bán
Nevis ADC Design Columbia University June 4, 2014 Outline The goals of the project Introductory remarks The road toward the design Components developed in Nevis09, Nevis10 and Nevis12 Nevis13 chip Architecture
More informationClock and Timing ICs.
Clock and Timing ICs Analog Devices offers innovative clock and timing solutions designed to improve system performance, enable new architectures, and lower development and manufacturing costs. Products
More informationHARI Interface Chip for Serial PMD A comparison of two clocking schemes. Vipul Bhatt, Finisar, 2/2/00 1
Interface Chip for Serial PMD A comparison of two clocking schemes Vipul Bhatt, Finisar, 2/2/00 1 chip, 2 clock domains, Tx path De-, De-skew 32 16 644.53 MHz CKI 312.5M Recovered Byte Clock REFCK 312.5
More informationCKSET V CC _VCO FIL SDO+ MAX3952 SCLKO+ SCLKO- PRBSEN LOCK GND TTL
19-2405; Rev 0; 4/02 10Gbps 16:1 Serializer General Description The 16:1 serializer is optimized for 10.3Gbps and 9.95Gbps Ethernet applications. A serial clock output is provided for retiming the data
More informationMixed Signal IP Design Guide
Mixed Signal IP Design Guide Vol13 Iss2 v3, Nov. 5, 2013 The Leading Provider of High-Performance Silicon-Proven Mixed-Signal IP BENEFITS Integrate Mixed-Signal Content into Your SoC Improve Performance
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 16 Clock and Data Recovery 3 1 CDR Design Example ( 권대현 ) Clock and Data Recovery Circuits Transceiver PLL vs. CDR High-speed CDR Phase Detector Charge Pump Voltage Controlled
More informationDEV-1 HamStack Development Board
Sierra Radio Systems DEV-1 HamStack Development Board Reference Manual Version 1.0 Contents Introduction Hardware Compiler overview Program structure Code examples Sample projects For more information,
More informationClassification of Semiconductor LSI
Classification of Semiconductor LSI 1. Logic LSI: ASIC: Application Specific LSI (you have to develop. HIGH COST!) For only mass production. ASSP: Application Specific Standard Product (you can buy. Low
More informationLab Exercise 07 DC motor PI velocity control
Lab Exercise 07 DC motor PI velocity control Lab 07.1 Objectives The objectives of this exercise are to: 1. Incorporate many of the hardware and software elements developed previously in this course into
More informationNJW4120. Lithium-ion Battery Charger Controller IC with Timer
Lithium-ion Battery r Controller IC with Timer GENERAL DESCRIPTI NJW4120 is a 1-cell and 2-cell lithium ion battery charge control IC with a built-in AC-DC secondary side control feature. Using a photocoupler
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
nalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE TTCHED DOCUMENT HS CHNGED www.analog.com www.hittite.com THIS PGE INTENTIONLLY LEFT BLNK Table of Contents 1.0 pplicable Products...............................................................
More informationA Fast Methodology for First-Time-Correct Design of PLLs using Nonlinear Phase-Domain VCO Macromodels
A Fast Methodology for First--Correct Design of PLLs using Nonlinear Phase-Domain VCO Macromodels Prashant Goyal Indian Institute of Technology, Kanpur, India Xiaolue Lai, Jaijeet Roychowdhury University
More informationDIGITAL SYSTEM. Technology Overview Nordco. All rights reserved. Rev C
DIGITAL SYSTEM Technology Overview Rev C 01-05-2016 Insert Full Frame Product Picture Here 2015 KEY FEATURES DIGITAL PROCESSING SYSTEM FOR INDUSTRIAL & TONNE UE SYSTEM DIGITAL PROCESSING SYSTEM FOR MICRO
More informationOSC Ring Type Ring or Resonator type (optional) RESET Pin No Yes
General Description Features est Series is a series of 3 to 340 seconds single chip high quality voice synthesizer IC which contains one 4-bit Input port (provided for est005 and above); three 4-bit I/O
More informationTECHNICAL NOTE. VS1000: Evaluation Kit EVBA_2.0. Contents. EVBA_2.0 is a plug and play Evaluation Kit for Colibrys VS1000 accelerometers line.
VS1000: Evaluation Kit EVBA_2.0 EVBA_2.0 is a plug and play Evaluation Kit for Colibrys VS1000 accelerometers line. To facilitate the integration in user environment and easily verify the excellent performances
More informationIsolated, Process Current Output 7B39 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM
Isolated, Process Current Output 7B39 FEATURES Interfaces, isolates and filters a 0 V to + 10 V or +1 V to +5 V input signal. Provides an isolated process current output of 0 ma to 20 ma or 4 ma to 20
More informationASNT1016-PQA 16:1 MUX-CMU
16:1 MUX-CMU 16 to 1 multiplexer (MUX) with integrated CMU (clock multiplication unit). PLL-based architecture featuring both counter and forward clocking modes. Supports multiple data rates in the 9.8-12.5Gb/s
More informationFractional N PLL GHz
Fractional N PLL 8.5-11.3GHz PMCC_PLL12GFN IP MACRO Datasheet Rev 1 Process: 65nm CMOS DESCRIPTION PMCC_PLL12GFN is a macro-block designed for synthesizing the frequencies required for fiber optic transceivers
More informationAltera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide
2015.05.04 Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide UG-01155 Subscribe The Altera IOPLL megafunction IP core allows you to configure the settings of Arria 10 I/O PLL. Altera IOPLL
More informationDual Fiber SWIR Laser Doppler Vibrometer
Dual Fiber SWIR Laser Doppler Vibrometer The OptoMET Dual Fiber SWIR Vibrometer consists of a SWIR vibrometer and a flexible Dual-Fiber head, different objective lenses either collimated or focused are
More informationCollege of Computing, Engineering & Construction Electrical Engineering Course Descriptions
CATALOG 2010-2011 Undergraduate Information College of Computing, Engineering & Construction Electrical Engineering Course Descriptions EEE3308: Electronic Circuits I 3 Prerequisite: EEL 3111. This course
More informationAbstract. Cycle Domain Simulator for Phase-Locked Loops
Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James October 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks compared
More informationCAP+ CAP. Loop Filter
STS-12/STS-3 Multirate Clock and Data Recovery Unit FEATURES Performs clock and data recovery for 622.08 Mbps (STS-12/OC-12/STM-4) or 155.52 Mbps (STS-3/OC-3/STM-1) NRZ data 19.44 MHz reference frequency
More informationESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process
ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process Chun-Yu Lin 1, Li-Wei Chu 1, Ming-Dou Ker 1, Ming-Hsiang Song 2, Chewn-Pu Jou 2, Tse-Hua Lu 2, Jen-Chou Tseng
More informationEECE 615: High-Frequency Design Techniques
Department of Electrical and Computer Engineering EECE 615: High-Frequency Design Techniques Prerequisites: EECE 417, PHYS 204C Required for all MSEE majors Catalog Description:Study of the problems associated
More informationHome Security System with Remote Home Automation Control
Home Security System with Remote Home Automation Control Justin Klumpp Senior Project Hardware Description Western Washington University April 24 2005 Professor Todd Morton Introduction: This document
More informationF.Y.B.Sc Eletronics COURSE OUTCOMES ELE 111: Analog Electronics I
F.Y.B.Sc Eletronics COURSE OUTCOMES ELE 111: Analog Electronics I 1. Understand electronic systems with a continuously variable signal 2. Understand proportional relationship between a signal and a voltage
More informationAltera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide
Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide UG-01155 2017.06.16 Last updated for Intel Quartus Prime Design Suite: 17.0 Subscribe Send Feedback Contents Contents...3 Device Family Support...
More information4.1 QUANTIZATION NOISE
DIGITAL SIGNAL PROCESSING UNIT IV FINITE WORD LENGTH EFFECTS Contents : 4.1 Quantization Noise 4.2 Fixed Point and Floating Point Number Representation 4.3 Truncation and Rounding 4.4 Quantization Noise
More informationST400C-NT USER S GUIDE. Table of Contents
ST400C-NT USER S GUIDE Table of Contents Board Overview Block Diagram Disclaimer Introduction Features 1 Quick Start 2 Function Description Host Interface and Communication with PC's 3 Networking Operation
More informationEE345L Fall 2007 December 14, 2007, 9am-12 Version 1 Page 1 of 8
EE345L Fall 2007 December 14, 2007, 9am-12 Version 1 Page 1 of 8 Jonathan W. Valvano First: Last: This is the closed book section. You must put your answers in the boxes on this answer page. When you are
More informationTEXAS INSTRUMENTS ANALOG UNIVERSITY PROGRAM DESIGN CONTEST MIXED SIGNAL TEST INTERFACE CHRISTOPHER EDMONDS, DANIEL KEESE, RICHARD PRZYBYLA SCHOOL OF
TEXASINSTRUMENTSANALOGUNIVERSITYPROGRAMDESIGNCONTEST MIXED SIGNALTESTINTERFACE CHRISTOPHEREDMONDS,DANIELKEESE,RICHARDPRZYBYLA SCHOOLOFELECTRICALENGINEERINGANDCOMPUTERSCIENCE OREGONSTATEUNIVERSITY I. PROJECT
More informationDepartment of Electrical Engineering. Indian Institute of Technology Dharwad EE 303: Control Systems Practical Assignment - 6
Department of Electrical Engineering Indian Institute of Technology Dharwad EE 303: Control Systems Practical Assignment - 6 Adapted from Take Home Labs, Oklahoma State University Root Locus Design 1 OBJECTIVE
More informationPART TOP VIEW ADDR2 ADDR3 ADDR4 SELECT S/H CONFIG V L DGND V SS AGND IN CH. Maxim Integrated Products 1
9-675; Rev ; 4/ 32-Channel Sample/Hold Amplifier General Description The MAX567 contains 32 sample-and-hold amplifiers driven by a single multiplexed input. The control logic addressing the outputs is
More informationXR-2206/2211/2212. Evaluation System User Manual
...the analog plus company TM XR-2206--2ES November 996-4 XR-2206/22/222 Evaluation System User Manual Rev..00 996 EXAR Corporation, 48720 Kato Road, Fremont, CA 94538 (50) 668-7000 FAX (50) 668-707 XR-2206--2ES
More informationDU MSc Electronics. Topic:- DU_J18_MSC_ELEC. Correct Answer :- C only [Option ID = 89628] Correct Answer : kw [Option ID = 89858]
DU MSc Electronics Topic:- DU_J18_MSC_ELEC 1) A DC voltage source is connected across a series R L C circuit. Under steady conditions, the applied DC voltage drops entirely across the: [Question ID = 52409]
More informationunit: mm 3067-DIP24S unit: mm 3112-MFP24S
Ordering number : EN4973A CMOS LSI AM/FM PLL Frequency Synthesizer Overview The LC72130 and LC72130M are PLL frequency synthesizers for use in tuners in radio cassette recorders and other products. Applications
More informationRAJIV GANDHI COLLEGE OF ENGINEERING AND TECHNOLOGY
RAJIV GANDHI COLLEGE OF ENGINEERING AND TECHNOLOGY DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING QUESTION BANK EE T34 - Electronic Devices and Circuits II YEAR / III SEMESTER RGCET 1 UNIT-I 1. How
More informationDepartment of Computer Science and Engineering Khulna University of Engineering & Technology Khulna , Bangladesh. Course Plan/Profile
Department of Computer Science and Engineering Khulna University of Engineering & Technology Khulna - 9203, Bangladesh Course Plan/Profile 1. Course No.: CSE 1201 Contact Hours:3/week 2. Course Title:
More informationA Reset Control Apparatus for PLL Power-Up Sequence and Auto-Synchronization
DesignCon 2008 A Reset Control Apparatus for PLL Power-Up Sequence and Auto-Synchronization Kazi Asaduzzaman, Altera Corporation Tim Hoang, Altera Corporation Kang-Wei Lai, Altera Corporation Wanli Chang,
More informationOptimal Management of System Clock Networks
Optimal Management of System Networks 2002 Introduction System Management Is More Challenging No Longer One Synchronous per System or Card Must Design Source-Synchronous or CDR Interfaces with Multiple
More informationHX4002 HX1001. White LED Backlighting Li-Ion Battery Backup Supplies Local 3V to 5V Conversion Smart Card Readers PCMCIA Local 5V Supplies
HX1001 Low Noise, Regulated Charge Pump DC/DC Converter Features Fixed 5V±4% Output VIN Range: 2.7V ~ 5V Output Current: up to 250mA (V IN =4.5V) Low Noise Constant Frequency Operation Shutdown Current:
More information1 The Attractions of Soft Modems
Application Note AN2451/D Rev. 0, 1/2003 Interfacing a Low Data Rate Soft Modem to the MCF5407 Microprocessor The traditional modem has been a box or an add-on card with a phone connection on one end and
More informationELECTRONIC SYSTEMS. Politecnico di Torino - ICT school. Goup B - goals. System block diagram Sensors and actuators Analog and digital signals
Politecnico di Torino - ICT school Goup B - goals ELECTRONIC SYSTEMS B INFORMATION PROCESSING B.1 Systems, sensors, and actuators» System block diagram» Analog and digital signals» Examples of sensors»
More informationFreescale Semiconductor, I
nc. /D Rev. 1, 11/2001 Power-On, Clock Selection, and Noise Reduction Techniques for the Freescale MC68HC908GP32 By Yan-Tai Ng Applications Engineering Microcontroller Division Hong Kong Introduction This
More informationQUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1243 HOT SWAP CONTROLLER WITH CURRENT AND VOLTAGE MONITOR LTC4215-1
DESCRIPTION QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1243 LTC4215-1 Demonstration Circuit 1243A showcases the LTC 4215- -1IUF positive low voltage Hot Swap controller with I2C compatible monitoring
More informationSerial Link Analysis and PLL Model
25. July 2007 Serial Link Analysis and PLL Model September 11, 2007 Asian IBIS Summit, Beijing China Huang Chunxing huangchunxing@huawei.com www.huawei.com HUAWEI TECHNOLOGIES Co., Ltd. Agenda High-speed
More informationSILICON DESIGNS, INC Model 1210 ANALOG ACCELEROMETER
SILICON DESIGNS, INC Model 1210 ANALOG ACCELEROMETER SENSOR TYPE: Capacitive Micromachined Nitrogen Damped Hermetically Sealed ±4V Differential Output or 0.5V to 4.5V Single Ended Output Fully Calibrated
More information2 AA Cell to 3.3V USB On-The-Go Devices White LED Drivers Handheld Devices. The HM3200B is available in the 6-pin SOT23-6.
Low Noise, Regulated Charge Pump DC/DC Converter Features Fixed 3.3V ± 4% Output VIN Range: 1.8V to 5V Output Current: 100mA Constant Frequency Operation at All Loads Low Noise Constant Frequency (1.2MHz)
More informationMarvell. 88SE9123-NAA2 SATA 6 Gb/s RAID Controller. SATA 3.0 Interface Analog Macro Circuit Analysis
Marvell 88SE9123-NAA2 SATA 6 Gb/s RAID Controller SATA 3.0 Interface Analog Macro Circuit Analysis For questions, comments, or more information about this report, or for any additional technical needs
More informationECHO AIO TEST INTERFACE
ECHO AIO TEST INTERFACE Product Manual June 2017 2017 Echo Digital Audio Contents INTRODUCTION... 2 AIO CONFIGURATIONS... 3 AIO DIMENSIONS AND WEIGHT (ALL MODELS):... 5 SAFETY INSTRUCTIONS... 6 INSTALLATION...
More informationClasswork. Exercises Use long division to determine the decimal expansion of. NYS COMMON CORE MATHEMATICS CURRICULUM Lesson 6 8 7
Classwork Exercises 1 5 1. Use long division to determine the decimal expansion of. 2. Use long division to determine the decimal expansion of. 3. Use long division to determine the decimal expansion of.
More information16-Bit Stereo Audio DAC & Headphone Driver Single Supply Voltage and Low Voltage Low Power Consumption 8.9mW Mute And Power Down Function VOL-IN
Single Supply Voltage and Low Voltage Low Power Consumption 8.9mW Mute And Power Down Function FEATURES Operation range: 2.5V~6.5V Excellent Power Supply Rejection Ratio(PSRR) Reduced pop-noise circuit
More informationMechatronics and Measurement. Lecturer:Dung-An Wang Lecture 6
Mechatronics and Measurement Lecturer:Dung-An Wang Lecture 6 Lecture outline Reading:Ch7 of text Today s lecture: Microcontroller 2 7.1 MICROPROCESSORS Hardware solution: consists of a selection of specific
More informationPSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012
PSEC-4: Review of Architecture, etc. Eric Oberla 27-oct-2012 PSEC-4 ASIC: design specs LAPPD Collaboration Designed to sample & digitize fast pulses (MCPs): Sampling rate capability > 10GSa/s Analog bandwidth
More informationTiming for Optical Transmission Network (OTN) Equipment. Slobodan Milijevic Maamoun Seido
Timing for Optical Transmission Network (OTN) Equipment Slobodan Milijevic Maamoun Seido Agenda Overview of timing in OTN De-synchronizer (PLL) Requirements of OTN Phase Gain Loop Bandwidth Frequency Conversion
More informationSystempaK (Digital/File Type) Dual Input Arithmetic Relay Module Model J-SCM 92/97
No.SS2-2320-0950 (Rev. 1) SystempaK (Digital/File Type) Dual Input Arithmetic Relay Module Model J-SCM 92/97 Introduction The Dual Input Arithmetic Relay Module is an advanced arithmetic module that can
More informationFPGA Based Digital Signal Processing Applications & Techniques. Nathan Eddy Fermilab BIW12 Tutorial
FPGA Based Digital Signal Processing Applications & Techniques BIW12 Tutorial Outline Digital Signal Processing Basics Modern FPGA Overview Instrumentation Examples Advantages of Digital Signal Processing
More information