Hardware Design. University of Pannonia Dept. Of Electrical Engineering and Information Systems. MicroBlaze v.8.10 / v.8.20
|
|
- Isabel Hodges
- 5 years ago
- Views:
Transcription
1 University of Pannonia Dept. Of Electrical Engineering and Information Systems Hardware Design MicroBlaze v.8.10 / v.8.20 Instructor: Zsolt Vörösházi, PhD. This material exempt per Department of Commerce license exception TSU
2 Objectives After completing this module, you will be able to: List the MicroBlaze 8.10 / 8.20 Features List the functionality that defines an arbiter, a master, and a slave List the various buses available in the MicroBlaze processor List the various high performance links in the MicroBlaze processor 13-2 Hardware Design
3 Outline MicroBlaze Features Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) (AMBA 3rd/4th gen.) Local Memory Bus (LMB) Fast Simplex Link (FSL) Xilinx Cache Link (XCL) Summary 13-3 Hardware Design
4 MicroBlaze Literature MicroBlaze soft-processor FAQ: urces/proc_central/microblaze_faq.pdf MicroBlaze soft-processor core MicroBlaze reference guide*: uals/xilinx13_1/mb_ref_guide.pdf (*or this file can be found in the EDK install dir)
5 MicroBlaze Block Diagram Optional MMU for Linux2.6 and MPU block for ease of software use PLB based system 13-5 Hardware Design Enhanced FSL for CPU to hw/sw accelerator
6 MicroBlaze Processor Scalable 32-bit soft processor Core Harvard architecture RISC instruction set (app. 85 instruction + sub classes) Big Endian (BE) bit/byte reversed format (optionally Little Endian LE) Single-Issue pipeline Supports either 3-stage (resource focused) or 5-stage pipeline (performance focused) Configurable Instruction and Data Caches Direct mapped (1-way associative) Optional Memory Mgt or Memory Protection Unit Required for Linux OS (Linux 2.6 is currently supported) Floating-point unit (FPU) Based upon IEEE 754 format Barrel Shifter Hardware multiplier 32x32 multiplication to generate a 64-bit result Hardware Divider (FSL) Fast Simplex Link FIFO Channels for Easy, Direct Access to Fabric and Hardware Acceleration Hardware Debug and Trace Module 13-6 Hardware Design
7 New MicroBlaze Processor v8 Features New features and improvements NEW*: High-performance AXI4 interface and AMBA - AXI4 peripherals Memory Management Unit (MMU) implements virtual memory management PPC405 processor MMU compatible Virtual memory management provides greater control over memory protection, which is especially useful with applications that can use an RTOS Processing improvements New float-integer conversion and float-square root instructions Speeds up FP Int conversion Int FP conversion FP square root Enhanced XMD (Debug) support AXI4 streaming interface (uni-directional) 13-7 Hardware Design
8 New MicroBlaze Processor v8 Features AXI Streaming Interface AXI4 streaming interface to/from MicroBlaze/ARM processor Uni-directional, point-to-point FIFO-based communication Built-in programmable depth FIFO 2 Simplex connection processor to/from FIFO AXI streaming interface on fabric side Direct connection to CPU core Native to MicroBlaze processor hardware Enable up to 16 in/out pairs (channels) Dedicated register to/from FIFO assembler instructions 13-8 Hardware Design
9 MicroBlaze Processor Performance All instructions (total 85) take one clock cycle, except the following Load and store (two clock cycles).e.g. memory reaching instructions Multiply (two clock cycles) Branches (three clock cycles, can be one clock cycle) For further details, see: microblaze.pdf (in the XPS/EDK install package) Operating frequency fast speed grade, 5 stage pipeline 307 MHz on the Virtex-6 (-3) FPGA 245 MHz on the Virtex-5 (-3) FPGA 154 MHz on the Spartan -6 (-3) FPGA 119 MHz on the Spartan-3 (-5) FPGA Performance of 1.15 DMIPS/MHz (=Dhrystone MIPS means Fmax ultimate clock speed ) Fabric utilization in LUT s size optimized/speed optimized 779/1,134 LUTs in the Virtex-6 FPGA 240/330 LUTs in the Virtex-5 FPGA 770/1,154 LUTs in the Spartan-6 FPGA 1,258/1,821 LUTs in the Spartan-3 FPGA 13-9 Hardware Design
10 Outline MicroBlaze features Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Link (FSL) Xilinx Cache Link (XCL) Summary Hardware Design
11 Buses 101 A bus is a multi-wire path on which related information is delivered Address, data, and control buses Processor and peripherals communicate through buses Peripherals may be classified as: Arbiter (A), master (M), or slave (S), or both master/slave (e.g. bridge - B) Arbiter Master Arbiter Master Master/ Slave (Bridge) Slave Slave Slave Hardware Design
12 Buses 101 Bus masters (M) have the ability to initiate a bus transaction Bus slaves (S) can only respond to a request Bus arbitration (A) is a three-step process: A device (M) requesting to become a bus master asserts a bus request (BR) signal The arbiter continuously monitors = poll the request and outputs an individual grant signal (BG) to each master according to the master s priority scheme and the state of the other master requests at that time The requesting device samples its grant signal until the master is granted access. The master then initiates a data transfer between the master and a slave when the current bus master releases the bus Arbitration mechanisms: make decision, who will the next master for a data transaction Fixed priority, round-robin, hybrid Hardware Design
13 CoreConnect Bus Architecture The IBM CoreConnect bus architecture standard provides three buses for interconnecting cores, library macros, and custom logic: Processor Local Bus (PLB) On-Chip Peripheral Bus (OPB) * Device Control Register (DCR) ** bus IBM offers a no-fee, royalty-free CoreConnect bus architecture license Licenses receive the PLB arbiter, OPB arbiter, and PLB/OPB bridge designs along with bus-model toolkits and bus-functional compilers for the PLB, OPB, and DCR buses Required only if you create your own CoreConnect bus architecture peripheral or you are using the Bus Functional Model (BFM) * OPB bus is deprecated, hence won t be discussed (from EDK v.11.x) ** DCR bus is PowerPC specific, hence won t be discussed Hardware Design
14 Busses 101 The MicroBlaze processor core is organized as a Harvard architecture Multi-Port (MPMC) / External (EMC) Memory Controller IIC CacheLinks Local Memory LMB Buses DLMB ILMB DXCL MicroBlaze FSL IXCL Co-Processor DPLB IPLB Separate busses for data and instruction UART GPIO Ethernet BRAM Interrupt Controller Timer/PWM PLB ARB Hardware Design
15 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) (AMBA 3rd/4th gen.) Local Memory Bus (LMB) Fast Simplex Links (FSL) Xilinx Cache Link (XCL) Summary Hardware Design
16 MicroBlaze System (SOC: System-On-a-Chip) BRAM Local Memory Bus Fast Simplex Link 0,1.15 MicroBlaze 32-Bit RISC Core Arbiter I-Cache BRAM Configurable Sizes D-Cache BRAM PLB Processor Local Bus Another segment of PLB necessary when slow devices to be operated at slower bus speed enabling higher-performance system Arbiter required only when a peripheral is master capable and wants to write to peripheral on the other segment Bus Bridge PLB Processor Local Bus Arbiter Custom Functions Custom Functions CacheLink 10/100/1000 EtherNet Memory Controller UART GPIO On-Chip Peripheral SDRAM SDR/DDR/DDR2/DDR3 Off-Chip Memories FLASH/SRAM Hardware Design
17 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Links (FSL) Xilinx Cache Link (XCL) Summary Hardware Design
18 MicroBlaze System Processor Local Bus (v4.6 PLB) BRAM Local Memory Bus Fast Simplex Link 0,1.15 MicroBlaze 32-Bit RISC Core Arbiter I-Cache BRAM Configurable Sizes D-Cache BRAM PLB Processor Local Bus Another segment of PLB necessary when slow devices to be operated at slower bus speed enabling higher-performance system Arbiter required only when a peripheral is master capable and wants to write to peripheral on the other segment Bus Bridge PLB Processor Local Bus Arbiter Custom Functions Custom Functions CacheLink 10/100 E-Net Memory Controller UART GPIO On-Chip Peripheral SDRAM Off-Chip Memory FLASH/SRAM Hardware Design
19 PLB Bus Connection infrastructure for high-bandwidth master and slave devices Fully synchronous to one clock Centralized bus arbitration PLB arbiter 32 or 64-bit address (upper 32-bit are connected to GND by default) 32, 64, or 128-bit data bus Selectable shared bus or point-to-point interconnect topology Point-to-point optimization available for 1 master, 1 slave configuration Point-to-point topology supports 0 cycle latency via arbitration removal Selectable address pipelining support (2-level only) Dynamic master request priority based arbitration Vectored resets and address/qualifier registers Hardware Design
20 PLB Interconnect / Architecture One Arbiter to 16 PLB Masters, each connect all of their signals to the PLB arbiter The PLB Arbiter multiplexes signals from Masters onto a shared bus to which all the inputs of the Slaves are connected One Arbiter to n PLB Slaves OR together their outputs to drive a shared bus back to the PLB Arbiter The PLB Arbiter handles bus arbitration and the movement of data and control signals between Masters and Slaves Hardware Design
21 PLB Bridge The PLB-to-PLB bridge is required when two PLB segments are connected Different bus speed (clock domains) Different bus width (conversion) The bridge translates PLB transactions on one side into the PLB transactions of the other side The bridge functions as a Slave on one PLB side and a Master on the other PLB side For a typical system with two PLB segments, one bridge is necessary for transactions originating from MB processor A second bridge is required if a peripheral on the other side is master capable and wants to address a peripheral on the processor side Hardware Design
22 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Links (FSL) Xilinx Cache Links (XCL) Summary Hardware Design
23 AXI is Part of AMBA: Advanced Microcontroller Bus Architecture Enhancements for FPGAs AMBA 3.0 (2003) Same Spec AMBA 4.0 (Just Announced) Interface Features Similar to Memory Map / Full Traditional Address/Data Burst (single address, multiple data) PLBv46, PCI Streaming Data-Only, Burst Local Link / DSP Interfaces / FIFO / FSL Lite Traditional Address/Data No Burst (single address, single data) Hardware Design PLBv46-single OPB
24 The ARM AXI Is... An interface and protocol definition Widely used industry standard Is not... A bus The AXI specification describes an interface on a piece of IP. It does not specify how systems of IP will be connected Hardware Design
25 PLB is a Bus Spec AXI is an Interface Spec Processor PLB PLB46 Shared Access Bus AXI Masters Interconnect AXI Slaves Peripherals PLB PLB PLB AXI AXI Interconnect IP IP Implementation is is not not described in in the the spec spec Several companies build build and and sell sell AXI AXI interconnect IP IP Xilinx is is building its its own own AXI AXI AXI AXI AXI AXI AXI AXI AXI AXI Arbiter AXI is an interface specification, not a bus specification Hardware Design Arrows indicate master/slave relationship, not direction of dataflow Master Slave
26 Basic AXI Transactions Read address channel Read data channel Write address channel Write data channel Write response channel Non-posted write model: there will always be a write response Hardware Design
27 AXI Interface: AXI4 Also called full AXI, AXI Memory Mapped (MM) Single address multiple data AXI4 Read Burst up to 256 data beats Targeted Xilinx support AXI4 Write Hardware Design
28 AXI Interface: Lite No burst Data width 32 or 64 only Xilinx IP will only support 32 bits Simple logic shim to connect AXI4 master to AXI4-Lite slave Reflect master s transaction ID AXI4-Lite Read AXI4-Lite Write Hardware Design
29 AXI Interface: Streaming No address channel Not read and write, always just master to slave Unlimited burst length AXI4-Streaming Transfer Hardware Design
30 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Links (FSL) Xilinx Cache Links (XCL) Summary Hardware Design
31 MicroBlaze System Local Memory Bus BRAM Local Memory Bus Fast Simplex Link 0,1.15 MicroBlaze 32-Bit RISC Core Arbiter I-Cache BRAM Configurable Sizes D-Cache BRAM PLB Processor Local Bus Another segment of PLB necessary when slow devices to be operated at slower bus speed enabling higher-performance system Arbiter required only when a peripheral is master capable and wants to write to peripheral on the other segment Bus Bridge PLB Processor Local Bus Arbiter Custom Functions Custom Functions CacheLink 10/100 E-Net Memory Controller UART GPIO On-Chip Peripheral SDRAM Off-Chip Memory FLASH/SRAM Hardware Design
32 Local Memory Bus (LMB) The Local Memory Bus (LMB) provides single-cycle access to onchip dual-port block RAM for MicroBlaze processors The LMB provides simple synchronous protocol for efficient block RAM transfers DLMB: Data interface, local memory bus (block RAM only) ILMB: Instruction interface, local memory bus (block RAM only) Hardware Design
33 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Link (FSL) Xilinx Cache Link (XCL) Summary Hardware Design
34 MicroBlaze System Fast Simplex Links (FSL) BRAM Local Memory Bus Fast Simplex Link 0,1.15 MicroBlaze 32-Bit RISC Core Arbiter I-Cache BRAM Configurable Sizes D-Cache BRAM PLB Processor Local Bus Another segment of PLB necessary when slow devices to be operated at slower bus speed enabling higher-performance system Arbiter required only when a peripheral is master capable and wants to write to peripheral on the other segment Bus Bridge PLB Processor Local Bus Arbiter Custom Functions Custom Functions CacheLink 10/100 E-Net Memory Controller UART GPIO On-Chip Peripheral SDRAM Off-Chip Memory FLASH/SRAM Hardware Design
35 The Software Streaming Data Challenge (FSL) Suppose you want to move data through a hardware/software processing application with following characteristics Data may be of a streaming or burst (löketszerű) nature Deterministic latency between hardware and software (ns, clk etc.) Possible solutions include Disadvantages: Bus peripheral, maybe PLB Multiple clock-cycle overhead Address decode time Arbitration, loss of hardware/software coherency Custom microprocessor instruction access to peripheral hardware May require processor to be stalled (passive state) Complex logic can slow overall processor speed May require assembly language to access special instruction Fast Simplex Links! Hardware Design
36 Another Alternative: Fast Simplex Links ( FSL) Uni-directional point-to-point FIFO-based communication Dedicated (unshared) and non-arbitrated architecture Dedicated MicroBlaze C and ASM instructions for easy access High speed, access in as little as two clocks on processor side, 600 MHz at hardware interface Available in Xilinx Platform Studio (XPS) as a bus interface library core from Hardware Create or Import Peripheral Wizard FSL_M_Clk FSL_S_Clk FSL_M_Data [0:31] FSL_M_Control FSL_M_Write FSL_M_Full FIFO 32-bit data FSL_S_Data [0:31] FSL_S_Control FSL_S_Read FSL_S_Exists FIFO Depth Hardware Design
37 FSL Features 32-bit wide interface Configurable FIFO depths 1 to 8192 using SRL16 (shift regs) logic or dedicated block RAM Synchronous or asynchronous FIFO clocking with respect to the MicroBlaze system clock Selectable use of control bit Simple software interface using predefined C instructions; Automatically generated C drivers Blocking and non-blocking software instructions for data and control (get and put) Blocking FSL instruction made interruptable Return from interrupt will resume the FSL instruction Exception (event) from FSL can be generated Disable interrupt while FSL executing Addition of dynamic assignment of FSL channel (getd and putd) Channel number from register rather than immediate Hardware Design
38 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Link (FSL) Xilinx Cache Link (XCL) Summary Hardware Design
39 MicroBlaze System Xilinx Cache Links BRAM Local Memory Bus Fast Simplex Link 0,1.15 MicroBlaze 32-Bit RISC Core Arbiter I-Cache BRAM Configurable Sizes D-Cache BRAM PLB Processor Local Bus Another segment of PLB necessary when slow devices to be operated at slower bus speed enabling higher-performance system Arbiter required only when a peripheral is master capable and wants to write to peripheral on the other segment Bus Bridge PLB Processor Local Bus Arbiter Custom Functions Custom Functions CacheLink 10/100 E-Net Memory Controller UART GPIO On-Chip Peripheral SDRAM Off-Chip Memory FLASH/SRAM Hardware Design
40 Xilinx Cache Link (XCL) High-performance solution for memory accesses The MicroBlaze CacheLink interface is designed to connect directly to a memory controller with integrated FSL Buffers i.e. MicroBlaze can connect directly to data ports of EDK supported multi-port (MPMC) or external (EMC) memory controllers The CacheLink Interface is only available on MicroBlaze when caches are enabled The CacheLink cache controllers handle 4 or 8-word cache lines (32bit/word) All individual CacheLink accesses follow the FSL FIFO based transaction protocol Hardware Design
41 Outline MicroBlaze Introduction Buses 101: Arbiter, Master, Slave MicroBlaze System Interfaces Processor Local Bus (PLB) Advanced Extensible Interface (AXI) Local Memory Bus (LMB) Fast Simplex Link (FSL) Xilinx Cache Link (XCL) Summary Hardware Design
42 Summary Current version of MicroBlaze (8.10 / 8.20) supports both AXI and PLB interfaces Either PLB bus or AXI interface can be present on the processor PLB is a shared bus connection infrastructure for high-bandwidth master and slave devices AXI is an interface providing high performance through point-topoint connection FSL is used for data transfer where deterministic latency is required LMB provides local memory where data, stack, interrupt service routines can reside. It provides fixed and deterministic latency XCL is available only when cache is enabled Hardware Design
Hardware Design. MicroBlaze 7.1. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved
Hardware Design MicroBlaze 7.1 This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: List the MicroBlaze 7.1 Features List
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationThe CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
More informationDesigning Multiprocessor Systems in Platform Studio
White Paper: Xilinx Platform Studio (XPS) WP262 (v2.0) November 21, 2007 Designing Multiprocessor Systems in Platform Studio By: Vasanth Asokan. Embedded processing requirements are growing at a rapid
More informationEECS150 - Digital Design Lecture 13 - Accelerators. Recap and Outline
EECS150 - Digital Design Lecture 13 - Accelerators Oct. 10, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationApril 7, 2010 Data Sheet Version: v4.00
logimem SDR/DDR/DDR2 SDRAM Memory Controller April 7, 2010 Data Sheet Version: v4.00 Xylon d.o.o. Fallerovo setaliste 22 10000 Zagreb, Croatia Phone: +385 1 368 00 26 Fax: +385 1 365 51 67 E-mail: support@logicbricks.com
More informationEnabling success from the center of technology. Xilinx Embedded Processing Solutions
Xilinx Embedded Processing Solutions Goals 2 Learn why FPGA embedded processors are seeing significant adoption in today s designs What options are available for Xilinx embedded solutions Understand how
More informationMicroprocessor Soft-Cores: An Evaluation of Design Methods and Concepts on FPGAs
Microprocessor Soft-Cores: An Evaluation of Design Methods and Concepts on FPGAs Pieter Anemaet (1159100), Thijs van As (1143840) {P.A.M.Anemaet, T.vanAs}@student.tudelft.nl Computer Architecture (Special
More informationDesigning Embedded AXI Based Direct Memory Access System
Designing Embedded AXI Based Direct Memory Access System Mazin Rejab Khalil 1, Rafal Taha Mahmood 2 1 Assistant Professor, Computer Engineering, Technical College, Mosul, Iraq 2 MA Student Research Stage,
More informationEfficiency and memory footprint of Xilkernel for the Microblaze soft processor
Efficiency and memory footprint of Xilkernel for the Microblaze soft processor Dariusz Caban, Institute of Informatics, Gliwice, Poland - June 18, 2014 The use of a real-time multitasking kernel simplifies
More informationPS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor
PS2 VGA Peripheral Based Arithmetic Application Using Micro Blaze Processor K.Rani Rudramma 1, B.Murali Krihna 2 1 Assosiate Professor,Dept of E.C.E, Lakireddy Bali Reddy Engineering College, Mylavaram
More informationThe Nios II Family of Configurable Soft-core Processors
The Nios II Family of Configurable Soft-core Processors James Ball August 16, 2005 2005 Altera Corporation Agenda Nios II Introduction Configuring your CPU FPGA vs. ASIC CPU Design Instruction Set Architecture
More informationSoC Design Lecture 11: SoC Bus Architectures. Shaahin Hessabi Department of Computer Engineering Sharif University of Technology
SoC Design Lecture 11: SoC Bus Architectures Shaahin Hessabi Department of Computer Engineering Sharif University of Technology On-Chip bus topologies Shared bus: Several masters and slaves connected to
More informationMulti MicroBlaze System for Parallel Computing
Multi MicroBlaze System for Parallel Computing P.HUERTA, J.CASTILLO, J.I.MÁRTINEZ, V.LÓPEZ HW/SW Codesign Group Universidad Rey Juan Carlos 28933 Móstoles, Madrid SPAIN Abstract: - Embedded systems need
More informationSoC Platforms and CPU Cores
SoC Platforms and CPU Cores COE838: Systems on Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University
More informationFPGA based embedded processor
MOTIVATION FPGA based embedded processor With rising gate densities of FPGA devices, many FPGA vendors now offer a processor that either exists in silicon as a hard IP or can be incorporated within the
More informationInstruction Set Overview
MicroBlaze Instruction Set Overview ECE 3534 Part 1 1 The Facts MicroBlaze Soft-core Processor Highly Configurable 32-bit Architecture Master Component for Creating a MicroController Thirty-two 32-bit
More informationSystem Debug. This material exempt per Department of Commerce license exception TSU Xilinx, Inc. All Rights Reserved
System Debug This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Describe GNU Debugger (GDB) functionality Describe Xilinx
More informationFPGA memory performance
FPGA memory performance Sensor to Image GmbH Lechtorstrasse 20 D 86956 Schongau Website: www.sensor-to-image.de Email: email@sensor-to-image.de Sensor to Image GmbH Company Founded 1989 and privately owned
More informationZynq Architecture, PS (ARM) and PL
, PS (ARM) and PL Joint ICTP-IAEA School on Hybrid Reconfigurable Devices for Scientific Instrumentation Trieste, 1-5 June 2015 Fernando Rincón Fernando.rincon@uclm.es 1 Contents Zynq All Programmable
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationSECURE PARTIAL RECONFIGURATION OF FPGAs. Amir S. Zeineddini Kris Gaj
SECURE PARTIAL RECONFIGURATION OF FPGAs Amir S. Zeineddini Kris Gaj Outline FPGAs Security Our scheme Implementation approach Experimental results Conclusions FPGAs SECURITY SRAM FPGA Security Designer/Vendor
More informationLogiCORE IP AXI Video Direct Memory Access v4.00.a
LogiCORE IP AXI Video Direct Memory Access v4.00.a Product Guide Table of Contents Chapter 1: Overview Feature Summary............................................................ 9 Applications................................................................
More informationReference System: MCH OPB EMC with OPB Central DMA Author: Sundararajan Ananthakrishnan
Application Note: Embedded Processing XAPP923 (v1.2) June 5, 2007 eference System: MCH OPB EMC with OPB Central DMA Author: Sundararajan Ananthakrishnan Summary This application note demonstrates the use
More informationLogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.00.a)
DS799 March 1, 2011 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.00.a) Introduction The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core for use with the Xilinx Embedded
More informationLogiCORE IP Mailbox (v1.00a)
DS776 September 21, 2010 Introduction In a multiprocessor environment, the processors need to communicate data with each other. The easiest method is to set up inter-processor communication through a mailbox.
More informationOPB to PLBV46 Bridge (v1.01a)
0 OPB to PLBV46 Bridge (v1.01a) DS726 April 24, 2009 0 0 Introduction The On-Chip Peripheral Bus (OPB) to Processor Local Bus (PLB v4.6) Bridge module translates OPB transactions into PLBV46 transactions.
More informationSimplifying Microblaze to Hermes NoC Communication through Generic Wrapper
Simplifying Microblaze to Hermes NoC Communication through Generic Wrapper Andres Benavides A. 1, Byron Buitrago P. 2, Johnny Aguirre M. 1 1 Electronic Engineering Department, University of Antioquia,
More information2. System Interconnect Fabric for Memory-Mapped Interfaces
2. System Interconnect Fabric for Memory-Mapped Interfaces QII54003-8.1.0 Introduction The system interconnect fabric for memory-mapped interfaces is a high-bandwidth interconnect structure for connecting
More informationChange log for MicroBlaze
Xilinx Processor IP Library Change log for MicroBlaze Changes in v8.40.b, introduced in 14.4 14.4 - Changes in VHDL/Verilog/Netlist sources (.vhd,.v,.ngc,.edn) Removed support for qvirtex7l and virtex7l
More informationChapter 2 The AMBA SOC Platform
Chapter 2 The AMBA SOC Platform SoCs contain numerous IPs that provide varying functionalities. The interconnection of IPs is non-trivial because different SoCs may contain the same set of IPs but have
More informationMidterm Exam. Solutions
Midterm Exam Solutions Problem 1 List at least 3 advantages of implementing selected portions of a complex design in software Software vs. Hardware Trade-offs Improve Performance Improve Energy Efficiency
More informationAn FPGA based rapid prototyping platform for wavelet coprocessors
An FPGA based rapid prototyping platform for wavelet coprocessors Alonzo Vera a, Uwe Meyer-Baese b and Marios Pattichis a a University of New Mexico, ECE Dept., Albuquerque, NM87131 b FAMU-FSU, ECE Dept.,
More informationBuilding and Using the ATLAS Transactional Memory System
Building and Using the ATLAS Transactional Memory System Njuguna Njoroge, Sewook Wee, Jared Casper, Justin Burdick, Yuriy Teslyar, Christos Kozyrakis, Kunle Olukotun Computer Systems Laboratory Stanford
More informationSEMICON Solutions. Bus Structure. Created by: Duong Dang Date: 20 th Oct,2010
SEMICON Solutions Bus Structure Created by: Duong Dang Date: 20 th Oct,2010 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single
More informationQsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
More informationAvnet, Xilinx ATCA PICMG Design Kit Hardware Manual
user s guide Avnet, Xilinx ATCA PICMG Design Kit Hardware Manual Avnet Design Services 1 of 18 Rev 1.0 12/15/2004 Table of Contents 1 Overview... 5 2 Jumpers... 6 3 Personality Module Mechanicals... 8
More informationComputer and Hardware Architecture I. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture I Benny Thörnberg Associate Professor in Electronics Hardware architecture Computer architecture The functionality of a modern computer is so complex that no human can
More informationTeaching Microprocessors Design Using FPGAs
Teaching Microprocessors Design Using FPGAs Joaquín Olivares, José Manuel Palomares, José Manuel Soto, Juan Carlos Gámez Dept. of Computer Architecture, Electronics, and Electronics Technology University
More informationECE 551 System on Chip Design
ECE 551 System on Chip Design Introducing Bus Communications Garrett S. Rose Fall 2018 Emerging Applications Requirements Data Flow vs. Processing µp µp Mem Bus DRAMC Core 2 Core N Main Bus µp Core 1 SoCs
More informationA FPGA-based Soft Multiprocessor System for JPEG Compression
A PGA-based Soft Multiprocessor System for JPEG Compression Sun Wei Technical University Eindhoven, the Netherlands sunwei388@gmail.com Abstract To achieve a balance between high performance and energy
More informationL2: FPGA HARDWARE : ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA
L2: FPGA HARDWARE 18-545: ADVANCED DIGITAL DESIGN PROJECT FALL 2015 BRANDON LUCIA 18-545: FALL 2014 2 Admin stuff Project Proposals happen on Monday Be prepared to give an in-class presentation Lab 1 is
More informationReference System: MCH OPB SDRAM with OPB Central DMA Author: James Lucero
Application Note: Embedded Processing XAPP909 (v1.3) June 5, 2007 eference System: MCH OPB SDAM with OPB Central DMA Author: James Lucero Abstract This application note demonstrates the use of the Multi-CHannel
More informationCSP PROJECT VIRTUAL FPGA. Working with Microblaze on Alpha Data board
CSP PROJECT VIRTUAL FPGA Working with Microblaze on Alpha Data board Tarundeep Singh 2008CS10195 Yogesh Kumar 2008CS10197 Sandeep Kr Bindal Ankit Kr Jain Anuj Chauhan 2008CS50536 2008CS10157 2008CS10162
More informationInterconnects, Memory, GPIO
Interconnects, Memory, GPIO Dr. Francesco Conti f.conti@unibo.it Slide contributions adapted from STMicroelectronics and from Dr. Michele Magno, others Processor vs. MCU Pipeline Harvard architecture Separate
More informationEFFICIENT AUTOMATED SYNTHESIS, PROGRAMING, AND IMPLEMENTATION OF MULTI-PROCESSOR PLATFORMS ON FPGA CHIPS. Hristo Nikolov Todor Stefanov Ed Deprettere
EFFICIENT AUTOMATED SYNTHESIS, PROGRAMING, AND IMPLEMENTATION OF MULTI-PROCESSOR PLATFORMS ON FPGA CHIPS Hristo Nikolov Todor Stefanov Ed Deprettere Leiden Embedded Research Center Leiden Institute of
More informationChapter 3. Top Level View of Computer Function and Interconnection. Yonsei University
Chapter 3 Top Level View of Computer Function and Interconnection Contents Computer Components Computer Function Interconnection Structures Bus Interconnection PCI 3-2 Program Concept Computer components
More informationBuses. Maurizio Palesi. Maurizio Palesi 1
Buses Maurizio Palesi Maurizio Palesi 1 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single shared channel Microcontroller Microcontroller
More informationAXI Reference Guide. [Guide Subtitle] [optional] UG761 (v13.2) July 6, 2011 [optional]
AXI Reference Guide [Guide Subtitle] [optional] UG761 (v13.2) July 6, 2011 [optional] Xilinx is providing this product documentation, hereinafter Information, to you AS IS with no warranty of any kind,
More informationINT G bit TCP Offload Engine SOC
INT 10011 10 G bit TCP Offload Engine SOC Product brief, features and benefits summary: Highly customizable hardware IP block. Easily portable to ASIC flow, Xilinx/Altera FPGAs or Structured ASIC flow.
More informationLecture 25: Busses. A Typical Computer Organization
S 09 L25-1 18-447 Lecture 25: Busses James C. Hoe Dept of ECE, CMU April 27, 2009 Announcements: Project 4 due this week (no late check off) HW 4 due today Handouts: Practice Final Solutions A Typical
More informationSystem-on Solution from Altera and Xilinx
System-on on-a-programmable-chip Solution from Altera and Xilinx Xun Yang VLSI CAD Lab, Computer Science Department, UCLA FPGAs with Embedded Microprocessors Combination of embedded processors and programmable
More informationComputer and Hardware Architecture II. Benny Thörnberg Associate Professor in Electronics
Computer and Hardware Architecture II Benny Thörnberg Associate Professor in Electronics Parallelism Microscopic vs Macroscopic Microscopic parallelism hardware solutions inside system components providing
More informationDesign of Embedded Hardware and Firmware
Design of Embedded Hardware and Firmware Introduction on "System On Programmable Chip" NIOS II Avalon Bus - DMA Andres Upegui Laboratoire de Systèmes Numériques hepia/hes-so Geneva, Switzerland Embedded
More informationLEON4: Fourth Generation of the LEON Processor
LEON4: Fourth Generation of the LEON Processor Magnus Själander, Sandi Habinc, and Jiri Gaisler Aeroflex Gaisler, Kungsgatan 12, SE-411 19 Göteborg, Sweden Tel +46 31 775 8650, Email: {magnus, sandi, jiri}@gaisler.com
More informationSoC FPGAs. Your User-Customizable System on Chip Altera Corporation Public
SoC FPGAs Your User-Customizable System on Chip Embedded Developers Needs Low High Increase system performance Reduce system power Reduce board size Reduce system cost 2 Providing the Best of Both Worlds
More informationLogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v2.00.a)
DS799 December 14, 2010 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v2.00.a) Introduction The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core for use with the Xilinx
More informationIntroduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses
Introduction Electrical Considerations Data Transfer Synchronization Bus Arbitration VME Bus Local Buses PCI Bus PCI Bus Variants Serial Buses 1 Most of the integrated I/O subsystems are connected to the
More informationLogiCORE IP AXI DMA (v3.00a)
DS781 March 1, 2011 Introduction The AXI Direct Memory Access (AXI DMA) core is a soft Xilinx IP core for use with the Xilinx Embedded Development Kit (EDK). The AXI DMA engine provides high-bandwidth
More informationECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil Khatri TA: Monther Abusultan (Lab exercises created by A. Targhetta / P. Gratz)
More informationLogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a)
DS799 June 22, 2011 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) (v3.01.a) Introduction The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core for use with the Xilinx Embedded
More informationEmbedded Systems. "System On Programmable Chip" NIOS II Avalon Bus. René Beuchat. Laboratoire d'architecture des Processeurs.
Embedded Systems "System On Programmable Chip" NIOS II Avalon Bus René Beuchat Laboratoire d'architecture des Processeurs rene.beuchat@epfl.ch 3 Embedded system on Altera FPGA Goal : To understand the
More informationProgrammable Logic Design Grzegorz Budzyń Lecture. 15: Advanced hardware in FPGA structures
Programmable Logic Design Grzegorz Budzyń Lecture 15: Advanced hardware in FPGA structures Plan Introduction PowerPC block RocketIO Introduction Introduction The larger the logical chip, the more additional
More informationEmbedded Busses. Large semiconductor. Core vendors. Interconnect IP vendors. STBUS (STMicroelectronics) Many others!
Embedded Busses Large semiconductor ( IBM ) CoreConnect STBUS (STMicroelectronics) Core vendors (. Ltd AMBA (ARM Interconnect IP vendors ( Palmchip ) CoreFrame ( Silicore ) WishBone ( Sonics ) SiliconBackPlane
More informationEmbedded Computing Platform. Architecture and Instruction Set
Embedded Computing Platform Microprocessor: Architecture and Instruction Set Ingo Sander ingo@kth.se Microprocessor A central part of the embedded platform A platform is the basic hardware and software
More informationLogiCORE IP AXI Video Direct Memory Access v5.00.a
LogiCORE IP AXI Video Direct Memory Access v5.00.a Product Guide Table of Contents Chapter 1: Overview Feature Summary............................................................ 9 Applications................................................................
More informationLogiCORE IP AXI DMA (v4.00.a)
DS781 June 22, 2011 Introduction The AXI Direct Memory Access (AXI DMA) core is a soft Xilinx IP core for use with the Xilinx Embedded Development Kit (EDK). The AXI DMA engine provides high-bandwidth
More informationZynq-7000 All Programmable SoC Product Overview
Zynq-7000 All Programmable SoC Product Overview The SW, HW and IO Programmable Platform August 2012 Copyright 2012 2009 Xilinx Introducing the Zynq -7000 All Programmable SoC Breakthrough Processing Platform
More informationIntroducing the Spartan-6 & Virtex-6 FPGA Embedded Kits
Introducing the Spartan-6 & Virtex-6 FPGA Embedded Kits Overview ß Embedded Design Challenges ß Xilinx Embedded Platforms for Embedded Processing ß Introducing Spartan-6 and Virtex-6 FPGA Embedded Kits
More informationML40x EDK Processor Reference Design
ML40x EDK Processor Reference Design User Guide for EDK 8.1 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate
More informationBus AMBA. Advanced Microcontroller Bus Architecture (AMBA)
Bus AMBA Advanced Microcontroller Bus Architecture (AMBA) Rene.beuchat@epfl.ch Rene.beuchat@hesge.ch Réf: AMBA Specification (Rev 2.0) www.arm.com ARM IHI 0011A 1 What to see AMBA system architecture Derivatives
More informationDigital Blocks Semiconductor IP
Digital Blocks Semiconductor IP General Description The Digital Blocks LCD Controller IP Core interfaces a video image in frame buffer memory via the AMBA 3.0 / 4.0 AXI Protocol Interconnect to a 4K and
More informationBuilding an Embedded Processor System on Xilinx NEXYS3 FPGA and Profiling an Application: A Tutorial
Building an Embedded Processor System on Xilinx NEXYS3 FPGA and Profiling an Application: A Tutorial Introduction: Modern FPGA s are equipped with a lot of resources that allow them to hold large digital
More informationMulti-Port Memory Controller (MPMC) (v4.02.a)
0 Multi-Port Memory Controller (MPMC) (v4.02.a) DS643 June 28, 2008 0 0 Introduction MPMC is a fully parameterizable memory controller that supports SDRAM/DDR/DDR2 memory. MPMC provides access to memory
More informationAXI4 Interconnect Paves the Way to Plug-and-Play IP
White Paper: Virtex-6 and Spartan-6 FPGAs WP379 (v1.0) October 5, 2010 4 Interconnect Paves the Way to Plug-and-Play IP By: Navanee Sundaramoorthy, Navneet Rao, and Tom Hill In the past decade, the size
More informationML410 BSB DDR2 Design Creation Using 8.2i SP1 EDK Base System Builder (BSB) April
ML40 BSB DDR2 Design Creation Using 8.2i SP EDK Base System Builder (BSB) April 2007 Overview Hardware Setup Software Requirements Create a BSB DDR2 System Build (BSB) in EDK Generate a Bitstream Transfer
More informationRiceNIC. Prototyping Network Interfaces. Jeffrey Shafer Scott Rixner
RiceNIC Prototyping Network Interfaces Jeffrey Shafer Scott Rixner RiceNIC Overview Gigabit Ethernet Network Interface Card RiceNIC - Prototyping Network Interfaces 2 RiceNIC Overview Reconfigurable and
More informationBuses. Disks PCI RDRAM RDRAM LAN. Some slides adapted from lecture by David Culler. Pentium 4 Processor. Memory Controller Hub.
es > 100 MB/sec Pentium 4 Processor L1 and L2 caches Some slides adapted from lecture by David Culler 3.2 GB/sec Display Memory Controller Hub RDRAM RDRAM Dual Ultra ATA/100 24 Mbit/sec Disks LAN I/O Controller
More informationAsymmetric Coherent Configurable Caches for PolyBlaze Multicore Processor
Asymmetric Coherent Configurable Caches for PolyBlaze Multicore Processor by Ziaeddin Jalali B.Sc., Sharif University of Technology, 2010 Thesis submitted in partial fulfillment of the requirements for
More informationEmbedded Systems: Hardware Components (part II) Todor Stefanov
Embedded Systems: Hardware Components (part II) Todor Stefanov Leiden Embedded Research Center, Leiden Institute of Advanced Computer Science Leiden University, The Netherlands Outline Generic Embedded
More informationToday. Comments about assignment Max 1/T (skew = 0) Max clock skew? Comments about assignment 3 ASICs and Programmable logic Others courses
Today Comments about assignment 3-43 Comments about assignment 3 ASICs and Programmable logic Others courses octor Per should show up in the end of the lecture Mealy machines can not be coded in a single
More informationThis presentation of uclinux-on-microblaze given
This presentation of uclinux-on-microblaze given By: David Banas, Xilinx FAE Nu Horizons Electronics Corp. 2070 Ringwood Ave. San Jose, CA 95131 At: Xilinx Learning Center, San
More informationSpartan-6 and Virtex-6 FPGA Embedded Kit FAQ
Spartan-6 and Virtex-6 FPGA FAQ February 5, 2009 Getting Started 1. Where can I purchase an Embedded kit? A: You can purchase your Spartan-6 and Virtex-6 FPGA Embedded kits online at: Spartan-6 FPGA :
More informationUnit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION
Unit 3 and Unit 4: Chapter 4 INPUT/OUTPUT ORGANIZATION Introduction A general purpose computer should have the ability to exchange information with a wide range of devices in varying environments. Computers
More informationCo-Design and Co-Verification using a Synchronous Language. Satnam Singh Xilinx Research Labs
Co-Design and Co-Verification using a Synchronous Language Satnam Singh Xilinx Research Labs Virtex-II PRO Device Array Size Logic Gates PPCs GBIOs BRAMs 2VP2 16 x 22 38K 0 4 12 2VP4 40 x 22 81K 1 4
More informationApplying the Benefits of Network on a Chip Architecture to FPGA System Design
white paper Intel FPGA Applying the Benefits of on a Chip Architecture to FPGA System Design Authors Kent Orthner Senior Manager, Software and IP Intel Corporation Table of Contents Abstract...1 Introduction...1
More informationThe RM9150 and the Fast Device Bus High Speed Interconnect
The RM9150 and the Fast Device High Speed Interconnect John R. Kinsel Principal Engineer www.pmc -sierra.com 1 August 2004 Agenda CPU-based SOC Design Challenges Fast Device (FDB) Overview Generic Device
More informationFPQ6 - MPC8313E implementation
Formation MPC8313E implementation: This course covers PowerQUICC II Pro MPC8313 - Processeurs PowerPC: NXP Power CPUs FPQ6 - MPC8313E implementation This course covers PowerQUICC II Pro MPC8313 Objectives
More informationA Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning
A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning By: Roman Lysecky and Frank Vahid Presented By: Anton Kiriwas Disclaimer This specific
More informationPerformance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models. Jason Andrews
Performance Optimization for an ARM Cortex-A53 System Using Software Workloads and Cycle Accurate Models Jason Andrews Agenda System Performance Analysis IP Configuration System Creation Methodology: Create,
More informationRUN-TIME PARTIAL RECONFIGURATION SPEED INVESTIGATION AND ARCHITECTURAL DESIGN SPACE EXPLORATION
RUN-TIME PARTIAL RECONFIGURATION SPEED INVESTIGATION AND ARCHITECTURAL DESIGN SPACE EXPLORATION Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch II. Physics Institute Dept. of Electronic, Computer and
More informationReference System: PLB DDR2 with OPB Central DMA Author: James Lucero
Application Note: Embedded Processing XAPP935 (v1.1) June 7, 2007 R Reference System: PLB DDR2 with OPB Central DMA Author: James Lucero Abstract This reference system demonstrates the functionality of
More informationInterfacing. Introduction. Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures. Vahid, Givargis
Interfacing Introduction Addressing Interrupt DMA Arbitration Advanced communication architectures Vahid, Givargis Introduction Embedded system functionality aspects Processing Transformation of data Implemented
More informationA Configurable High-Throughput Linear Sorter System
A Configurable High-Throughput Linear Sorter System Jorge Ortiz Information and Telecommunication Technology Center 2335 Irving Hill Road Lawrence, KS jorgeo@ku.edu David Andrews Computer Science and Computer
More informationYet Another Implementation of CoRAM Memory
Dec 7, 2013 CARL2013@Davis, CA Py Yet Another Implementation of Memory Architecture for Modern FPGA-based Computing Shinya Takamaeda-Yamazaki, Kenji Kise, James C. Hoe * Tokyo Institute of Technology JSPS
More informationDesign and System Level Evaluation of a High Performance Memory System for reconfigurable SoC Platforms
Design and System Level Evaluation of a High Performance Memory System for reconfigurable SoC Platforms Holger Lange,1, Andreas Koch,1 Tech. Univ. Darmstadt Embedded Systems and Applications Group (ESA)
More informationVLSI Design of Multichannel AMBA AHB
RESEARCH ARTICLE OPEN ACCESS VLSI Design of Multichannel AMBA AHB Shraddha Divekar,Archana Tiwari M-Tech, Department Of Electronics, Assistant professor, Department Of Electronics RKNEC Nagpur,RKNEC Nagpur
More informationFPGA Embedded Processors
FPGA Embedded Processors Revealing True System Performance Bryan H. Fletcher Technical Program Manager Memec San Diego, California www.memec.com bryan_fletcher@mei.memec.com Embedded Training Program Embedded
More informationKinetis Software Optimization
Kinetis Software Optimization Course Description This course provides all necessary theoretical and practical know-how to enhance performance with the Kinetis family. The course provides an in-depth overview
More informationSynchronous Bus. Bus Topics
Bus Topics You should be familiar by now with the basic operation of the MPC823 bus. In this section, we will discuss alternative bus structures and advanced bus operation. Synchronization styles Arbitration:
More information