Atmel Corporation 2004 Product Training EPLD
|
|
|
- Nathan Porter
- 5 years ago
- Views:
Transcription
1 Atmel Corporation 2004 Product Training EPLD Guy Lafayette/Itsu Wang/Yad Dhami
2 EPLD Agenda 2003 EPLD Overview Simple PLDs (SPLD) Complex PLDs (CPLDs) Military PLDs Applications for PLDs Development Tool Update Marching Orders
3 2003 EPLD Overview Market improved in second half of 2003 ATF15xx Family of CPLDs comprise 40 % of EPLD revenue SPLD TAM declined and unit shipments for 16V8B declined ATF2500C released for production ATF1502SE/SEL available for Sampling ProChip Designer 4.0 CDs released Other F15xxSE/AE (shrink version) delayed
4 SPLD Positioning No. 2 [Only Two Major Players: Atmel and Lattice] Broad SPLD Product Coverage Smallest Package in SPLD Market TSSOP Save about 80% in space and 95% in weight Improved Thermal Characteristics Operate upto Tj = C Factory Programming/Marking Battery-Friendly Low Power CQZ (Icc standby of 25 µa Extended Temperature (105C) offering Lead Free Packaging available (Call Mktg) Updated Cross Reference Guide for SPLDs 20V8 and 22V10 TSSOP Space Comp TS S OP P LCC P DIP S OIC
5 SPLD Offering & Opportunities Families Industry Standard 5 V 3.3 V Zero Power Applications Device ATF16V8B/BQ/BQL ATF16V8C ATF22V10C/CQ ATF750C/CL ATF16LV8C ATF22LV10C ATF750LVC ATF16V8CZ ATF22V10CZ/CQZ Tpd (ns) 10, 15 5, 7 5, 7, 10/15 7,10, 15/15 10,15 10, , 15 12, 15/20 Max Icc (ma) 95 / 55 / / (25 µa Isb) 60 (25 µa Isb) ATF22LV10CQZ 30 Printers, Gaming, Gambling Machines, Bus Interface Logic, Automotive
6 SPLDs Market Update Cypress is no longer pursuing EPLD development Opportunity to convert Cypress SPLDs PALCE 22V10, 20V8, 16V8 Military SPLD Convert to ATF22V10B Refer to Cypress_Atmel Cross Reference» Cypress extended their last time buy from Aug 2003 to early 2004 Anachip (old ICT) - PEEL/PALs can be replaced by Atmel SPLDs. ATF750C can replace PEELs Atmel SPLD Update» ATF20V8B/BQ/BQL to be discontinued [EOL] in 2004» Customers should migrate designs to ATF22V10C/CQ/CQZ
7 CPLDs -ATF15xx Product Family Pin-to-pin and functionally compatible with MAX7000/E/S/A/AE and MAX3000A Advantages Superset/Enhanced Features Better Cost Structure Low Power Versions Factory Programming/Marking - ProProd Easy One-Step Migration Process POF2JED MAX7000/ 3000 POF POF2JED ATF15xx JED
8 CPLDs ATF15xx Positioning Target 5V Applications Industry, Telecom PBX and Automotive Applications Sole source for PQFP100 and PQFP160 packages Leverage POF2JED for 2nd source Pursue 3.3V Applications for Moderate Speed, low power ATF15xxASV/ASVL Differentiation Logic Doubling With L Feature Factory Prog/Marking Non ISP ATF2500C introduced in April 2003 Replaced ATV2500B/BQ/BQL [Commercial/Industrial] ATF2500C Offered in 15 JC, -20PC/JC and Industrial Grade ATF2500CL-40 expected in Q
9 CPLDs - ATF15xx Silicon Update/Roadmap Steady market share gains Current 5V/3.3V 2nd Generation 5V/3.3V Density Availability ATF1508AS/ASV ATF1508SE/AE 128 macros Q204 ATF1502AS/ASV ATF1502SE/AE 32 macros Q104 ATF1504AS/ASV ATF1504SE/AE 64 macros Q204 ATF15xxAS/ATF15xxASV 5-volt and moderate speed 3-volt, macros 0.65u/3LM ATF15xxSE/ATF15xxAE Shrink 5-volt, fast 3-volt macros 0.35u/3 or 4LM ATF15xxBE Fast 1.8 volt volt CPLD 32,
10 CPLDs ATF15xx Architectural Advantage GCK[0:2]
11 CPLDs Logic Doubling Case Study Case: Customer using popular Altera CPLD in 64 MC and 44-pin TQFP {Volume : 50 K/month, ASP of $ 1.78 } Resource utilisation was 60 % Approach 1 POF2JED conversion Success resulted in 20 % Cost Savings >> Atmel ATF1504AS-15AC44 at ASP of $ 1.44 Approach 2 Use Prochip Designer and target the smaller ATF1502AS {44-pin tqfp } and use Logic Doubling Feature resulted in over 100 % Cost Savings. Customer switched to ATF1502AS-15AC44 at ASP of $ 0.90 Logic Doubling feature within Prochip Designer 4.0 helped Atmel win New Designs in 2003
12 CPLD Market Review New Design Activity currently at 3.3V 1.8V product roadmap from Lattice and Xilinx announced CPLD Shipment CPLD New Design 100% 80% 60% 40% 20% 0% % 90% 80% 70% 60% 50% 40% 30% 20% 10% 0% V 3.3V 2.5V 1.8V 5V 3.3V 2.5V 1.8V 1/3 of SAM are still 5V Best cost structure 95% coverage of EPM7xxxS Better performance powered by Logic Doubling TM 80+% of new designs are 3.3V Slow market penetration of 2.5V Data from Atmel Marketing Research
13 CPLD Competition Altera Announced 1.8 V for 128 MC device only in Mid 2004 Sells Higher performance more expensive EPM7000AE Lower Cost EPM3000A being emphasized more for Obsoleting Selected devices for MAX 7000, 7000A, 7000S on 10/31/04 (Last time buy) Xilinx Aggressive pricing for Coolrunner family Introduced CoolRunner II (0.18u) Vcc must be 1.8V core Lattice Released 4000Z with 2.5V/1.8V, later introduced 3.3V auto version Aggressive on Price Claims lowest Power CPLD for 1.8 V Cypress Switch Cypress CPLD to ATF15xx Family ULTRA37000, FLASH 370i >> ATF15xx Functionally Compatible, not pin compatible
14 Military EPLD Update Atmel One of the Few Military EPLD Suppliers Continue to Support existing Designs for the ATV2500B/BQ/BQL/BL [Military]. No new Designs for the ATV2500B Mil family ATF2500C/CL Mil offering is on Hold. ATV2500B/BQ/BQL/BL, ATV750B/BL Windowed Ceramic DIP Package Update Lead Times increasing from 30 weeks to 38 weeks Convert Cypress Military SPLD to Atmel Military SPLD ATF22V10B is a popular Atmel Military SPLD
15 Military EPLD Offering Family Device SMD# Speed (Tpd, F22V10B V750B/BL V2500B ICC (ma) * ns) Typ Max Package ATF22V10B-10NM/ X LCC ATF22V10B-10GM/ LA CerDip ATF22V10B-15NM/ X LCC ATF22V10B-15GM/ LA CerDip ATV750B-10DM/ LA Win CerDip ATV750B-10LM/ X Win LCC ATV750B-15DM/ LA Win CerDip ATV750B-15LM/ X Win LCC ATV750BL-15DM/ LA Win CerDip ATV750BL-15LM/ X Win LCC ATV2500B-15LM/ M XX Win LCC ATV2500B-15KM/ M YX J-leaded LCC ATV2500BL-20LM/ M XX Win LCC ATV2500BL-20KM/ M YX J-leaded LCC ATV2500BQ-25LM/ M XX Win LCC ATV2500BQ-25KM/ M YX J-leaded LCC ATV2500BQ-25DM/ M QA Win CerDip ATV2500BQL-30LM/ M XX Win LCC ATV2500BQL-30KM/ M YX J-leaded LCC ATV2500BQL-30DM/ M QA Win CerDip Build to order with lead time of weeks ASP going up trend is expected
16 EPLD APPLICATIONS Where PLDs Go? Everywhere But here are a few high volume examples
17 EPLD APPLICATIONS- MP3 Player 1. Operating Frequency: 8MHz 2. Operating Vcc target: 3.0V (AA 1.5V plus voltage pump) 3. Low power: Icc less than 80mA for system (PLD Icc less than 60mA), at least 6hr playing time required 4. PLD is used for both down load and play 5. ATF1504ASVL 3.0 V MAX1706 Flash Module (32Mbyte or 64Mbyte) MMC Atmel PLD ATF1504ASVL AA 1.5V USB Chip CPU AT90LS8535 MP3 Decoder STA013 DAC CS4340 Speaker
18 EPLD APPLICATIONS - Internet Phone 1. Internet phone connected to PC via RS-232/PS2/USB 2. PLD function: I/O interface 3. Speed: 128KHz 4. ATF1502ASV-20JC44 CPU 128Mhz Serial/In 64Kbps Phone Line Atmel ATF1502ASV Decoder PC Serial/Out 9 KHz
19 EPLD APPLICATIONS - Fingerprint Reader 1. Application: Network security 2. PLD function: data encryption 3. ATF1502ASL-25AC44 4. Speed: 20MHz Fingerprint Reader System Block Diagram---PLD Application Fingerprint System Parallel 4 bit CMOS Image Sensor Atmel ATF1502ASL Host System PLD used for encryption
20 CPLD Development Kit CPLD Demo Board 84-pin auto-eject socket In System Programming (JTAG) port 2MHz crystal oscillator Eight 8-segment LED displays 5 V and 3.3 V Vcc operation Easy access to all CPLD I/O pins Global Clear, Output Enable and Power switches CPLD Programming Cable 5 V or 3.3 V ISP cable for PC parallel port ProChip Databook Software CD Free Atmel-WinCUPL design software 30-day free trial version of Atmel-ProChip Designer software. Conversion Software. ATMISP software and Users Manual Databook CD All Atmel Programmable Logic Datasheets and Application Notes Logic Doubling CPLDs ATF1508AS 5 V 128 macrocell CPLD with ISP ATF1508ASVL 3.3 V Low Power 128 macrocell CPLD with ISP Price: $99US P/N: ATF15xx-DK2
21 Software Tools: EPLD Design Flow Prochip Designer 4.0 Permanent License Form included in Trial Version and Online Help. Completed Forms to Marketing - Easy Option: Preferred ctm entry & synthesis tools EDIF ProChip Designer 4.0 Sim Model Option: Preferred ctm simulation tools New 2 nd generation fitters unleashes the Logic Doubling TM of ATF15xx family--more logic for less silicon *.jed F15xx Hardware Verification Production Atmel-WinCUPL Design Entry ATF15xx fitters* Pre-fit Functional Simulation
22 Marching Orders We Will Be Aggressive On Price Go after ATF15xx new designs Logic Doubling TM features/prochip Designer 4.0 Effective against all competition Quick Design Conversion Lattice, Cypress SPLDs { sell the TSSOP package} Altera EPM7xxx/3xxx Keep taking 5V business with the ATF15xxAS- 95% of 5V market covered. New ATF15xxSE will provide cost reduction path. Keep taking 3.3V business with the ATF15xxASV-15- lots of nonspeed-sensitive opportunities. New ATF15xxAE will provide the faster speeds.
23 Stay tuned and call if you need support: Guy for Europe: / glafayette@ Itsu for Asia : /iwang@ Yad for US : / ydhami@ Technical support pld@atmel.com THANK YOU
Atmel Corporation Product Training. FPGA/Configurator. Guy Lafayette/Itsu Wang/Yad Dhami
Atmel Corporation 2004 Product Training FPGA/Configurator Guy Lafayette/Itsu Wang/Yad Dhami A full spectrum of density & package options What is a Configurator?? It is a NVM memory used to configure all
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
Introduction to Generic Array Logic
Introduction to Generic Array Logic Introduction to Generic Array Logic Overview Lattice Semiconductor Corporation (LSC), the inventor of the Generic Array Logic (GAL ) family of low density, E 2 CMOS
Approximately half the power consumption of earlier Renesas Technology products and multiple functions in a 14-pin package
Renesas Technology to Release R8C/Mx Series of Flash MCUs with Power Consumption Among the Lowest in the Industry and Powerful On-Chip Peripheral Functions Approximately half the power consumption of earlier
PEEL 18CV8Z-25 CMOS Programmable Electrically Erasable Logic Device
Features PEEL 18CV8Z-25 CMOS Programmable Electrically Erasable Logic Device Ultra Low Power Operation - Vcc = 5 Volts ±10% - Icc = 10 μa (typical) at standby - Icc = 2 ma (typical) at 1 MHz CMOS Electrically
LOW-COST FPGA CONFIGURATION VIA INDUSTRY-STANDARD SPI SERIAL FLASH & LatticeECP/EC FPGAs
LOW-COST FPGA CONFIGURATION VIA INDUSTRY-STANDARD SPI SERIAL FLASH & LatticeECP/EC FPGAs June 2004 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations
AT28C256 Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms
High-performance Electrically Erasable Programmable Logic Device
Features Industry Standard Architecture Low-cost Easy-to-use Software Tools High-speed, Electrically Erasable Programmable Logic Devices CMOS and TTL Compatible Inputs and Outputs Input and Pull-up Resistors
Usable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O
MAX 3000A Programmable Logic Device Family June 2006, ver. 3.5 Data Sheet Features... High performance, low cost CMOS EEPROM based programmable logic devices (PLDs) built on a MAX architecture (see Table
Configurable Embedded Systems: Using Programmable Logic to Compress Embedded System Design Cycles
Class 330 Configurable Embedded Systems: Using Programmable Logic to Compress Embedded System Design Cycles Steven Knapp (sknapp) Arye Ziklik (arye) Triscend Corporation www.triscend.com Copyright 1998,
SPLD & CPLD architectures
Module: Electronics & Telecomunication, 5rd year Hardware Acceleration of Telecommunication Protocols SPLD & CPLD architectures 1 PLD devices classification Source: Dataquest Logic Standard Logic ASIC
AT-501 Cortex-A5 System On Module Product Brief
AT-501 Cortex-A5 System On Module Product Brief 1. Scope The following document provides a brief description of the AT-501 System on Module (SOM) its features and ordering options. For more details please
XC95144 In-System Programmable CPLD
R 0 XC95144 In-System Programmable CPLD 0 5 Product Specification Features 7.5 ns pin-to-pin logic delays on all pins f CNT to 111 MHz 144 macrocells with 3,200 usable gates Up to 133 user pins 5V in-system
High- Performance Flash PLD ATF16V8B. Features. Block Diagram. Pin Configurations
Features Industry Standard Architecture Emulates Many 20-Pin PALs Low Cost Easy-to-Use Software Tools High-Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay Several
AVR XMEGA Product Line Introduction AVR XMEGA TM. Product Introduction.
AVR XMEGA TM Product Introduction 32-bit AVR UC3 AVR Flash Microcontrollers The highest performance AVR in the world 8/16-bit AVR XMEGA Peripheral Performance 8-bit megaavr The world s most successful
4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations
Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 70 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte By
5M bytes free disk space Available parallel printer port
The ATF1500AS Product Family ISP Board Atmel offers two options for customers that want to implement In-System Programming (ISP). The Atmel ISP kit is useful for customers that want to implement ISP in
MB95260H/MB95270H. MB95280H Series. MB95260H Series/MB95270H Series/
F 2 MC-8FX Family 8-bit Microcontroller MB95260H Series/MB95270H Series/ General-purpose, low pin count package MB95260H Series, MB95270H Series, and with dual-operation Flash memory that can address EEPROM
MMOD-UK-XC2C Xilinx XC2C128 CPLD development kit Getting started guide
Xilinx XC2C128 CPLD development kit Ver. 01.00 01/08/2007 History Version Date Changes Author 01.00 01/08/2007 Initial version MM99 mm99@mentalmod.com Page 2 of 15 www.mentalmod.com 01/08/2007 Table of
XC95144 In-System Programmable CPLD
0 XC95144 In-System Programmable CPLD DS067 (v5.6) April 3, 2006 0 5 Features 7.5 ns pin-to-pin logic delays on all pins f CNT to 111 MHz 144 macrocells with 3,200 usable gates Up to 133 user pins 5V in-system
XC95144XL High Performance CPLD
XC95144XL High Performance CPLD November 13, 1998 (Version 1.2) Features 5 ns pin-to-pin logic delays System frequency up to 178 MHz 144 macrocells with 3,200 usable gates Available in small footprint
[Guide Subtitle] [optional]
![[Guide Subtitle] [optional]](/thumbs/76/74467225.jpg "[Guide Subtitle] [optional]")
[Guide CoolRunner-II Title] Common Evaluation UG Board Template Reference Set Manual [Guide Subtitle] [optional] UG000 UG501 (v1.0) (v5.0) May August 15, 24, 2008 2007 [optional] R R Xilinx is disclosing
ATF20V8B. High Performance Flash PLD. Features. Block Diagram. Pin Configurations
Features Industry Standard Architecture Emulates Many 24-Pin PALs Low Cost Easy-to-Use Software Tools High Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay Several
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment
Artisan Technology Group is your source for quality new and certified-used/pre-owned equipment FAST SHIPPING AND DELIVERY TENS OF THOUSANDS OF IN-STOCK ITEMS EQUIPMENT DEMOS HUNDREDS OF MANUFACTURERS SUPPORTED
ECE 189A Senior Capstone October 29, 2014 Team Leader: Will Miller Charles Crain, Isaac Flores, Brian Phan, Sarah Pilkington
ECE 189A Senior Capstone October 29, 2014 Team Leader: Will Miller Charles Crain, Isaac Flores, Brian Phan, Sarah Pilkington Product Description InfiniTable is a fully interactive, multifunctional table
ISSI Preliminary Information January 2006
2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2006 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low-voltage Operation Vcc = 1.8V to 5.5V Low
Obsolescence Solutions
Obsolescence Solutions Strategic Obsolescence Management Sales Office North Robert-Bosch-Strasse 25 25335 Elmshorn Germany phone: +49-4121-463-900 fax: +49-4121-463-901 e-mail: schroeder@kamaka.de Headquarters
USE isplsi 2096E FOR NEW DESIGNS
Lead- Free Package Options Available! isplsi 2096/A In-System Programmable High Density PLD Features ENHANCEMENTS isplsi 2096A is Fully Form and Function Compatible to the isplsi 2096, with Identical Timing
Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs
Actel s SX Family of FPGAs: A New Architecture for High-Performance Designs A Technology Backgrounder Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 April 20, 1998 Page 2 Actel Corporation
HT Sound Generator
6-Sound Generator Features Single power supply: 2.4V~4.5V Low standby current: 1µA (Typ.) at V DD=3V Auto power-off function Six different sound sections K1 to K6 independently chosen or as a cascade control
Downloaded from Elcodis.com electronic components distributor
CONTENTS LV24-33A KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6 Switches and Jumpers 7 MCU Sockets 8 Power Supply 10 On-board USB 2.0 Programmer 11 RS-232 Communication Circuit 12 LEDs 14 Push
Chapter 5: ASICs Vs. PLDs
Chapter 5: ASICs Vs. PLDs 5.1 Introduction A general definition of the term Application Specific Integrated Circuit (ASIC) is virtually every type of chip that is designed to perform a dedicated task.
ATF16V8B. High Performance Flash PLD. Features. Block Diagram. Description. Pin Configurations
Features Industry Standard Architecture Emulates Many 20-Pin PALs Low Cost Easy-to-Use Software Tools High Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay Several
PCMCIA Flash Memory Card
Eight Bit Flash Memory Card (Intel based) General Description 512KB, 1, 2, 4 and 8 MEGABYTE Features The FEA Econo Flash card series offers a low cost and high performance eight bit linear Flash solid
University Program Advance Material
University Program Advance Material Advance Material Modules Introduction ti to C8051F360 Analog Performance Measurement (ADC and DAC) Detailed overview of system variances, parameters (offset, gain, linearity)
JTAG-HS1 Programming Cable for Xilinx FPGAs. Overview. Revised January 22, 2015
1300 Henley Court Pullman, WA 99163 509.334.6306 www.digilentinc.com JTAG-HS1 Programming Cable for Xilinx FPGAs Revised January 22, 2015 Overview The joint test action group (JTAG)-HS1 programming cable
ECE 189A Senior Capstone December 16, 2014 Team Leader: Will Miller Charles Crain, Isaac Flores, Brian Phan, Sarah Pilkington
ECE 189A Senior Capstone December 16, 2014 Team Leader: Will Miller Charles Crain, Isaac Flores, Brian Phan, Sarah Pilkington Agenda Project Overview Parts Power Distribution Schematic and Bill of Materials
Fax-on-Demand: North America 1-(800) / International 1-(408) January 8, 1999
Doc # Description Application Specific Standard Products Communication Telephony 0986 Atmel Solutions for Mobile Phones Flyer 7/98 2 Storage Products 1136 Virtual Net Summary 10/98 2 1214 AT78C1503 Preliminary
Fax-on-Demand: North America 1-(800) / International 1-(408) May 14, 2001 Last # of Doc # Description Update Pages Application
Fax-on-Demand: North America 1-(800) 292-8635 / International 1-(408) 441-0732 May 14, 2001 Last # of Doc # Description Update Pages Application Specific Standard Products Communications Internet Appliances
Microchip Serial EEPROMs
Questions: Microchip Serial EEPROMs Serial EEPROM advantages? Which EEPROM bus is best? Package options? Design tools? Pin limited? 2008 Microchip Technology Incorporated. All Rights Reserved. EEPROM Overview
QL ,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density
pasic 3 HIGHLIGHTS 60,000 usable PLD gates, 316 I/O pins QL3060 60,000 Usable PLD Gate pasic 3 FPGA Combining High Performance and High Density April, 1999 High Performance and High Density -60,000 Usable
AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations
Features Fast Read Access Time - 70 ns 5-Volt-Only Reprogramming Page Program Operation Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64-Bytes Internal Program Control
MAX II CPLD Applications Brochure
MAX II CPLD Applications Brochure Whether designing for communications, consumer, computing, or industrial applications, MAX II devices offer the features designers need when developing control path applications
Trends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India
Trends in Prototyping Systems ni logic Pvt. Ltd., Pune, India Focus of design dept. Electronic system & Flow Design problems Educating design Prototype USDP Features Applications Conclusion Agenda Faster
Programmable Logic Devices
Programmable Logic Devices INTRODUCTION A programmable logic device or PLD is an electronic component used to build reconfigurable digital circuits. Unlike a logic gate, which has a fixed function, a PLD
24AA128/24LC128/24FC128
18K I C CMOS Serial EEPROM Device Selection Table Part Number Range Max. Clock Frequency Temp. Ranges Temperature ranges: - Industrial (I): -0 C to +8 C - Automotive (E): -0 C to +1 C A8 1.-.V 00 khz (1)
ISSI IS25C02 IS25C04 2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM FEATURES DESCRIPTION. Advanced Information January 2005
2K-BIT/4K-BIT SPI SERIAL ELECTRICALLY ERASABLE PROM January 2005 FEATURES Serial Peripheral Interface (SPI) Compatible Supports SPI Modes 0 (0,0) and 3 (1,1) Low power CMOS Active current less than 3.0
2-bit ARM Cortex TM -M3 based Microcontroller FM3 Family MB9A130 Series
3 2-bit ARM Cortex TM -M3 based Microcontroller FM3 Family Ten products from the Ultra-low Leak group have been added to the lineup as the third group of products from the 32-bit microcontroller FM3 Family.
Reduce Your System Power Consumption with Altera FPGAs Altera Corporation Public
Reduce Your System Power Consumption with Altera FPGAs Agenda Benefits of lower power in systems Stratix III power technology Cyclone III power Quartus II power optimization and estimation tools Summary
PRODUCT GUIDE September 1999
R PRODUCT GUIDE September 1999 AT90 Series AVR (8-bit Microcontrollers) Part Number Processor Description Availability AT90S1200 AVR AVR RISC, In-System Programmable Microcontroller with 1K Byte Flash
OVERVIEW ChipMax2 With high throughput and maximum flexibility Maxloader
OVERVIEW ChipMax2 is a high-speed universal device programmer for USB 2.0 PC-interface. It programs a 64Mbit flash memory in 42 seconds. This is a true low-price production oriented system. The ChipMax2
1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations
BDTIC www.bdtic.com/atmel Features Single-voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 45 ns Internal Program Control and Timer 8K Word Boot Block with Lockout Fast Erase Cycle Time
AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)
AT24C01A/02/04/08/16 Features Low Voltage and Standard Voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128
XC95288 In-System Programmable CPLD
0 XC95288 In-System Programmable CPLD DS069 (v4.1) August 21, 2003 0 5 Product Specification Features 15 ns pin-to-pin logic delays on all pins f CNT to 95 MHz 288 macrocells with 6,400 usable gates Up
256K (32K x 8) Paged Parallel EEPROMs AT28C256. Features. Description
Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64 Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms or 10 ms
24AA01/24LC01B. 1K I 2 C Serial EEPROM. Description: Device Selection Table. Features: Package Types. Block Diagram. Part Number.
K I C Serial EEPROM Device Selection Table Part Number Features: Range Max. Clock Frequency Temp. Ranges AA0.7-. 00 khz () I LC0B.-. 00 khz I, E Note : 00 khz for
XC95288 In-System Programmable CPLD
0 XC95288 In-System Programmable CPLD November 12, 1997 (Version 2.0) 0 3* Preliminary Product Specification Features 15 ns pin-to-pin logic delays on all pins f CNT to 95 MHz 288 macrocells with 6,400
Galep-4 Universal Programmer [ Parallel Port ]
![Galep-4 Universal Programmer [ Parallel Port ]](/thumbs/94/119484089.jpg "Galep-4 Universal Programmer [ Parallel Port ]")
Galep-4 Universal Programmer [ Parallel Port ] PALMSIZED, 40 PIN PROGRAMMER Device Support: By name: 5,825. By package: 12,330 Dual power (AC adapter plus internal battery w/8 hours continuous operation
HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM
131,072-word 8-bit High speed CMOS Static RAM ADE-203-363A(Z) Rev. 1.0 Apr. 28, 1995 The Hitachi HM628128BI is a CMOS static RAM organized 131,072-word 8-bit. It realizes higher density, higher performance
Designing for Low Power with Programmable System Solutions Dr. Yankin Tanurhan, Vice President, System Solutions and Advanced Applications
Designing for Low Power with Programmable System Solutions Dr. Yankin Tanurhan, Vice President, System Solutions and Advanced Applications Overview Why is power a problem? What can FPGAs do? Are we safe
USING LOW COST, NON-VOLATILE PLDs IN SYSTEM APPLICATIONS
USING LOW COST, NON-VOLATILE PLDs IN SYSTEM APPLICATIONS November 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Using Low
AT17LV65A (1), AT17LV128A (1), AT17LV256A (1) AT17LV512A, AT17LV010A, AT17LV002A
AT17LV65A, AT17LV128A, AT17LV256A AT17LV512A, AT17LV010A, AT17LV002A Note 1. AT17LV65A, AT17LV128A, and AT17LV256A are Not Recommended for New Designs (NRND) and are Replaced by AT17LV512A. Features FPGA
FT6x06. Self-Capacitive Touch Panel Controller INTRODUCTION FEATURES
Self-Capacitive Touch Panel Controller INTRODUCTION The FT6x06 Series ICs are single-chip capacitive touch panel controller ICs with a built-in 8 bit enhanced Micro-controller unit (MCU).They adopt the
SF100, SF200, SF300 Serial Flash Programming solutions
4F., No.7, Ln. 143, Xinming Rd., Neihu Dist., Taipei City 114, Taiwan SF100, SF200, SF300 Serial Flash Programming solutions The Innovative solution to update the Serial Flash on board and Offline High
ACE24AC128 Two-wire Serial EEPROM
Description The ACE24AC128 series are 131,072 bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 16,384 words of 8 bits (one byte) each.
Selecting the Correct CMOS PLD An Overview of Advanced Micro Devices CMOS PLDs
Selecting the Correct CMOS PLD An Overview of Advanced Micro Devices CMOS PLDs Application Note Advanced Micro Devices INTRODUCTION The purpose of this application note is to provide a survey of AMD s
STM32 F0 Value Line. Entry-level MCUs
STM32 F0 Value Line Entry-level MCUs Key Messages 2 STM32 F0: Is the Cortex -M0 core generated with ST s STM32 DNA, for cost sensitive designs. The STM32 F0 is benefiting of STM32 DNA, providing the essential
PY291A DESCRIPTION. Windowed devices for reprogramming. EPROM Technology for reprogramming. Fully TTL Compatible Inputs and Outputs
2K x 8 reprogrammable prom FEATURES EPROM Technology for reprogramming High Speed 20/25/35/50 ns (Commercial) 25/35/50 ns (Industrial) 35/50 ns (Military) Low Power Operation: 660 mw Single 5±10% Power
WiRobot TM DRK6000 QUICK START
WiRobot TM DRK6000 QUICK START CAUTION: Before You Begin Please have the battery charged for 5 hours before usage. SYSTEM REQUIREMENTS: The PC requirements in using the WiRobot system are: PIII 550MHz
CAT28C17A 16K-Bit CMOS PARALLEL EEPROM
16K-Bit CMOS PARALLEL EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast Read Access Times: 200 ns Low Power CMOS Dissipation: Active: 25 ma Max. Standby: 100 µa Max. Simple Write Operation: On-Chip Address
CARDINAL COMPONENTS. FREQUENCY A MHz. Specifications: Min Typ Max Unit
Re-Configurable 6 Output PECL TCXO Fixed & Re-Configurable Multi-Frequency Oscillator Intuitive software and I 2 C interface Easily update system Industry-standard packaging saves on board space Mult.
PEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features
PEEL 18CV8-5/-7/-10/-15/-25 CMOS Programmable Electrically Erasable Logic Device Features Multiple Speed Power, Temperature Options - VCC = 5 Volts ±10% - Speeds ranging from 5ns to 25 ns - Power as low
OPERATIONAL UP TO. 300 c. Microcontrollers Memories Logic
OPERATIONAL UP TO 300 c Microcontrollers Memories Logic Whether You Need an ASIC, Mixed Signal, Processor, or Peripheral, Tekmos is Your Source for High Temperature Electronics Using either a bulk silicon
PEEL 16V8-15/-25 CMOS Programmable Electrically Erasable Logic
-5/-25 CMOS Programmable Electrically Erasable Logic Compatible with Popular 6V8 Devices 6V8 socket and function compatible Programs with standard 6V8 JEDEC file 20-pin DP and PLCC packages CMOS Electrically
ACR880 GPRS Portable Smart Card Terminal
ACR880 GPRS Portable Smart Card Terminal Technical Specifications Subject to change without prior notice Table of Contents 1.0. Introduction... 3 2.0. Features... 4 3.0. Supported Card Types... 5 3.1.
Time-to-Market. Success. High Capacity. Integration. High Performance. Seamless
P R O G R A M M A B L E L O G I C S O L U T I O N S Time-to-Market Success High Performance High Capacity Seamless Integration Altera Delivers Programmable Logic Solutions Companies that can deliver new
AVR XMEGA TM. A New Reference for 8/16-bit Microcontrollers. Ingar Fredriksen AVR Product Marketing Director
AVR XMEGA TM A New Reference for 8/16-bit Microcontrollers Ingar Fredriksen AVR Product Marketing Director Kristian Saether AVR Product Marketing Manager Atmel AVR Success Through Innovation First Flash
Introducing: New Low-Cost & Low Pin Count PIC Microcontrollers for the 8-, 16- & 32-bit Markets
Introducing: New Low-Cost & Low Pin Count PIC Microcontrollers for the 8-, 16- & 32-bit Markets PIC MCU and dspic DSC Family Portfolio 2 New Low Cost, Low Pin-Count 8-, 16-, 32-bit Offerings 3 What Are
Cypress SRAMs - Product Guide
Cypress SRAMs - Product Guide SRAM Leadership: Cypress is an industry leader in high performance SRAMs including Synchronous, Asynchronous and MicroPower product families. Our commitment to SRAM technology
S2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
Typical applications where a CPLD may be the best design approach:
By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.
PEEL 20V8-15/-25 CMOS Programmable Electrically Erasable Logic Device
Preliminary Commercial -15/-25 CMOS Programmable Electrically Erasable Logic Device Compatible with Popular 20V8 Devices 20V8 socket and function compatible Programs with standard 20V8 JEDEC file 24-pin
CONTENTS. dspicpro4 KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6
CONTENTS dspicpro4 KEY FEATURES 4 CONNECTING THE SYSTEM 5 INTRODUCTION 6 Switches and Jumpers 7 MCU Sockets 8 Power Supply 10 On-Board USB 2.0 Programmer 11 MikroICD 12 RS-232 Communication Circuit 13
OPTIONS. Low Power Data Retention Mode. PIN ASSIGNMENT (Top View) I/O 16 I/O 17 I/O 18 I/O 19 I/O17 I/O18 I/O19. Vss I/O20 I/O21 I/O22 I/O23
512K x 32 SRAM SRAM MEMORY ARRAY AVAILABLE AS MILITARY SPECIFICATIONS SMD 5962-94611 & 5962-95624 (Military Pinout) MIL-STD-883 FEATURES Operation with single 5V supply Vastly improved Icc Specs High speed:
Epson s Programmable Simple Packaged Crystal Oscillators (P-SPXO)
Epson s Simple Packaged Crystal Oscillators (P-SPXO) In today's fast-paced development environment, programmable oscillators provide flexibility for board-level designs. With 24-hour delivery, programmable
2128E In-System Programmable SuperFAST High Density PLD. isplsi. Functional Block Diagram. Features. Description
isplsi 2128E In-System Programmable SuperFAST High Density PLD Features SUPERFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC 6000 PLD Gates 128 I/O Pins, Eight Dedicated Inputs 128 Registers High Speed
Prof. Tit. José Renes Pinheiro, Dr. Eng. IX SACT November, 2000.
Introduction to rogrammable Logic Devices LD s and FA s rof. Tit. José Renes inheiro, Dr. ng. IX SAT November, 2000. 1 Jack Kilby (1958) first analog integrated circuit (I). Introduction 1960 Beginning
24AA64/24LC64/24FC64. 64K I 2 C Serial EEPROM. Device Selection Table. Description: Features: Package Types. Block Diagram. Max.
64K I C Serial EEPROM Device Selection Table Part Number Features: Range Max. Clock Frequency Temp. Ranges 4AA64.7-. 400 khz () I 4LC64.-. 400 khz I, E 4FC64.7-. MHz () I Note : khz for
24AA16/24LC16B. 16K I 2 C Serial EEPROM. Device Selection Table. Description: Features: Package Types. Block Diagram. Temp. Ranges.
6K I C Serial EEPROM Device Selection Table Part Number Features: Vcc Range Max. Clock Frequency Temp. Ranges A6.7-. 00 khz () I LC6B.-. 00 khz I, E Note : 00 khz for
GT24C WIRE. 1024K Bits. Serial EEPROM
GT24C1024 2-WIRE 1024K Bits Serial EEPROM Copyright 2013 Giantec Semiconductor Inc. (Giantec). All rights reserved. Giantec reserves the right to make changes to this specification and its products at
Let s first take a look at power consumption and its relationship to voltage and frequency. The equation for power consumption of the MCU as it
1 The C8051F91x/0x product family is designed to dramatically increase battery lifetime which is the number one requirement for most battery powered applications. The C8051F91x has the industry s lowest
Options. Data Rate (MT/s) CL = 3 CL = 2.5 CL = 2-40B PC PC PC
DDR SDRAM UDIMM MT16VDDF6464A 512MB 1 MT16VDDF12864A 1GB 1 For component data sheets, refer to Micron s Web site: www.micron.com 512MB, 1GB (x64, DR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin,
The High-Reliability Programmable Logic Leader. Products for Space Applications. QML Certification Part of Overall Quality Platform
QPO High-eliability QML Certified and adiation Hardened Products for Aerospace and Defense Applications January 21, 2 (v2.) 7* The High-eliability Programmable Leader Xilinx is the leading supplier of
Programmable Logic. Any other approaches?
Programmable Logic So far, have only talked about PALs (see 22V10 figure next page). What is the next step in the evolution of PLDs? More gates! How do we get more gates? We could put several PALs on one
DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site:
DDR SDRAM UDIMM MT8VDDT3264A 256MB MT8VDDT6464A 512MB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB (x64, SR) 184-Pin DDR SDRAM UDIMM Features Features 184-pin, unbuffered
FAST CMOS OCTAL BUFFER/LINE DRIVER
FAST CMOS OCTAL BUFFER/LINE DRIVER IDT54/74FCT244T/AT/CT FEATURES: Std., A, and C grades Low input and output leakage 1µA (max.) CMOS power levels True TTL input and output compatibility: VOH = 3. (typ.)
Indriya_DP_03A14. Features. Block Diagram. XBEE based Wireless Sensor Network development platform
Indriya TM is a hardware development environment for building ambient intelligence based wireless sensor network applications. Features Simple, pervasive & low power 8-bit microcontroller core with low-power
AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations
Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor
Revision: May 11, E Main Suite D Pullman, WA (509) Voice and Fax LED. Doc: page 1 of 6
Digilent XC2-XL System Board Reference Manual www.digilentinc.com Revision: May 11, 2004 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview The Digilent XC2-XL System Board (the
93AA46A/B/C, 93LC46A/B/C, 93C46A/B/C
9AA6A/B/C, 9LC6A/B/C, 9C6A/B/C K Microwire Compatible Serial EEPROM Device Selection Table Part Number CC Range ORG Pin Word Size Temp Ranges Packages 9AA6A.8-. No 8-bit I P, SN, ST, MS, OT, MC 9AA6B.8--