Multistage Rate Change 1/12

Size: px
Start display at page:

Download "Multistage Rate Change 1/12"

Transcription

1 Multistage Rate Change 1/12

2 Motivation for Multi-Stage Schemes Consider Decimation: When M is large (typically > 10 or so) it is usually inefficient to implement decimation in a single step (i.e., in a single stage). x[n] The Culprit: Large M requires the LPF to have a stopband edge of θ s = π/m, which is small for large M Need a LPF with a very narrow passband Requires a long FIR filter Inefficient since long filters require a large # of multiplies Solution: If M can be factored into a product of integers (M = M 1 M 2 M 3 M p ). Then decimation by M can be done by: H 1 (z) M 1 y[n] H 2 (z) M 2 H p (z) M p 1 st Stage 2 nd Stage p th Stage 2/12

3 Trick to Get Efficiency from Multi-Stage The design of H 1 (z) (& other front-end stages) can be relaxed from what you would use for a single-stage design. Certainly, you need H 1 (z) to have θ s = π/m 1 > π/m so no aliasing occurs after M 1. But it is even better than that. Can let θ s > π/m 1 which lets some aliasing occur But only so much aliasing such that the aliasing that occurs gets suppressed by the next filter, H 2 (z) Higher Stopband Edge Shorter Filter More Efficient 3/12

4 Let s See Why for a 2-Stage Case Say that the signal x[n] has spectral content of worth only up to frequency θ = θ p < π/m with M = M 1 M 2. Single-Stage Method Suppose we decimate using a single-stage scheme: x[n] H(z) M y[n] Then we need H(z) Sharp Transition Long Filter θ p π/m π θ 4/12

5 Let s See Why for a 2-Stage Case (cont.) 2-Stage Method x[n] u[n] y[n] H 1 (z) M 1 H 2 (z) M 2 After H 1 (z) but before M 1 we need: H 1 (z) Slow Transition Short Filter θ p θ s,1 = ( 2 2M 1) π M π θ Same Passband as Single-Stage 5/12

6 Let s See Why for a 2-Stage Case (cont.) Let s see the impact of this slower transition on aliasing: After 1 st Filter H 1 (z) θ p ( 2M 2 1) π / M π θ After 1 st Dec H 1 (z) M 1 θ p π 2π θ 2π M 1 (2M = π / M 2 2 1) π / M M 1 (2M 2 1) π / M = 2π ( π / M 2 ) After 2 nd Filter H 2 (z) M 1 θ p π Stopband Suppresses Aliased Replica θ 6/12

7 Design Requirements So say you want to design a 2-stage multirate scheme instead of a 1-stage multirate scheme: If single stage, say the specs need to be: Passband Cutoff = θ p Stopband Cutoff = θ s Passband Ripple = δ p Stopband Level = δ s For a 2-stage scheme, our above results say we need: 1 st Stage θ p,1 = θ p δ p,1 = δ p /2 θ s,1 = (2M 2-1)π/M > θ s δ s,1 = δ s 2 nd Stage θ p,2 = M 1 θ p δ p,2 = δ p /2 θ s,2 = π/m 2 δ s,2 = δ s Passband Ripple is split between 2 filters 7/12

8 Example: How 2-Stage Reduces Computation Goal: Decimation by M = 12 Filter Requirements δ p = 0.01 δ s = to give some desired fidelity (application specific) to limit aliasing to desired level (application specific) θ p = π/16 θ s = π/12 = π/m to pass desired band (application specific) to prevent aliasing for desired decimation rate Single-Stage Method Length of filter determines the # of computations Use ( ) in P&M to estimate filter order needed: N = 20log 10 δ p δ s 2.32θs θ p transition width 13 8/12

9 Example: Single-Stage Method (cont.) Using this order estimate for the given filter requirements gives: N = 244 Length: L = N+1 = 245 Note: # s given below differ slightly from book because it (wrongly) uses N instead of L in its computation estimates Our chosen complexity measure: # Multiplies/Input Sample Each output sample (after decimation): L Multiplies/Output Sample There are M Input Samples/Output Sample (due to decimation) L mult/output M input/output (# Multiplies)/(Input Sample) = = = L M Single-Stage Complexity = 20.4 multiplies/input 9/12

10 Ex. Cont.: Double-Stage Method (M = M 1 M 2 : 12 = 3 4) 1 st Stage θ p,1 = θ p = π/16 δ p,1 = δ p /2 = θ s,1 = (2M 2-1)π/M = 7π/12 δ s,1 = δ s = Estimated filter order gives: N 1 = 11 L 1 = 12 So Mult/Input = L 1 /M 1 = 12/3 = 4 2 nd Stage θ p,2 = M 1 θ p = 3π/16 δ p,2 = δ p /2 = θ s,2 = π/m 2 = π/4 δ s,2 = δ s = Estimated filter order gives: N 2 = 88 L 2 = 89 So Mult/Input = L 2 /(M 1 M 2 ) = 89/12 = 7.4 referenced back to input of whole system Double-Stage Complexity = = 11.4 multiplies/input 2-Stage has ½ Complexity of 1-Stage 10/12

11 Comments on Multistage Method Q: What happens in this example when order of stages is switched? i.e., M 1 = 4 and M 2 = 3 (Left as Exercise!!!) These 2-Stage design ideas can be extended to p-stage designs: M = M 1 M 2 M 3 M p The order of these multiple stages matters Similar ideas can be used for multistage interpolation 11/12

12 Application: Multistage Rate Change Convert Digital Audio Tape (DAT) format to Compact Disk (CD) 3 DAT uses F s = 48 khz = = = 3 CD uses F s = 44.1 khz Single-Stage Approach: L Rate Change Ratio = = M H(z) 160 F s = 48 khz F s = MHz!!!! Multiple-Stage Approach: L = 147 = M = 160 = H 1 (z) 5 7 H 2 (z) 8 3 H 3 (z) 4 12/12

Chapter 6: Problem Solutions

Chapter 6: Problem Solutions Chapter 6: Problem s Multirate Digital Signal Processing: Fundamentals Sampling, Upsampling and Downsampling à Problem 6. From the definiton of downsampling, yn xn a) yn n n b) yn n 0 c) yn n un un d)

More information

Filterbanks and transforms

Filterbanks and transforms Filterbanks and transforms Sources: Zölzer, Digital audio signal processing, Wiley & Sons. Saramäki, Multirate signal processing, TUT course. Filterbanks! Introduction! Critical sampling, half-band filter!

More information

EE2S11 Signals and Systems, part 2. Ch.7.3 Analog filter design. Note differences in notation. We often write. transition band passband.

EE2S11 Signals and Systems, part 2. Ch.7.3 Analog filter design. Note differences in notation. We often write. transition band passband. Note differences in notation. We often write EE2S11 Signals and Systems, part 2 Ch.7.3 How can I design an analog filter that meets certain specifications? passband ripple transition band passband stopband

More information

LOW COMPLEXITY SUBBAND ANALYSIS USING QUADRATURE MIRROR FILTERS

LOW COMPLEXITY SUBBAND ANALYSIS USING QUADRATURE MIRROR FILTERS LOW COMPLEXITY SUBBAND ANALYSIS USING QUADRATURE MIRROR FILTERS Aditya Chopra, William Reid National Instruments Austin, TX, USA Brian L. Evans The University of Texas at Austin Electrical and Computer

More information

ECE 6560 Multirate Signal Processing Chapter 8

ECE 6560 Multirate Signal Processing Chapter 8 Multirate Signal Processing Chapter 8 Dr. Bradley J. Bazuin Western Michigan University College o Engineering and Applied Sciences Department o Electrical and Computer Engineering 903 W. Michigan Ave.

More information

Digital Signal Processing Lecture Notes 22 November 2010

Digital Signal Processing Lecture Notes 22 November 2010 Digital Signal Processing Lecture otes 22 ovember 2 Topics: Discrete Cosine Transform FFT Linear and Circular Convolution Rate Conversion Includes review of Fourier transforms, properties of Fourier transforms,

More information

L-Point Interpolator

L-Point Interpolator Multi-Rate Processing and Polyphase Filtering with Plug-In Example Will Pirkle Oversampling theory is covered in detail in many DSP books and the math can be a little much to deal with at first. In Plug-Ins,

More information

Implementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter

Implementation of a Low Power Decimation Filter Using 1/3-Band IIR Filter Implementation of a Low Power Decimation Filter Using /3-Band IIR Filter Khalid H. Abed Department of Electrical Engineering Wright State University Dayton Ohio, 45435 Abstract-This paper presents a unique

More information

CHAPTER 3 MULTISTAGE FILTER DESIGN FOR DIGITAL UPCONVERTER AND DOWNCONVERTER

CHAPTER 3 MULTISTAGE FILTER DESIGN FOR DIGITAL UPCONVERTER AND DOWNCONVERTER CHAPTER 3 MULTISTAGE FILTER DESIGN FOR DIGITAL UPCONVERTER AND DOWNCONVERTER 3.1 Introduction The interpolation and decimation filter design problem is a very important issue in the modern digital communication

More information

ECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017

ECE4703 B Term Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 ECE4703 B Term 2017 -- Laboratory Assignment 2 Floating Point Filters Using the TMS320C6713 DSK Project Code and Report Due at 3 pm 9-Nov-2017 The goals of this laboratory assignment are: to familiarize

More information

A POWER EFFICIENT POLYPHASE SHARPENED CIC DECIMATION FILTER. FOR SIGMA-DELTA ADCs. A Thesis. Presented to

A POWER EFFICIENT POLYPHASE SHARPENED CIC DECIMATION FILTER. FOR SIGMA-DELTA ADCs. A Thesis. Presented to A POWER EFFICIENT POLYPHASE SHARPENED CIC DECIMATION FILTER FOR SIGMA-DELTA ADCs A Thesis Presented to The Graduate Faculty of The University of Akron In Partial Fulfillment of the Requirements for the

More information

Sonic Studio Mastering EQ Table of Contents

Sonic Studio Mastering EQ Table of Contents Sonic Studio Mastering EQ Table of Contents 1.0 Sonic Studio Mastering EQ... 3 1.1 Sonic Studio Mastering EQ Audio Unit Plug-in...4 1.1.1 Overview... 4 1.1.2 Operation... 4 1.1.2.1 Mastering EQ Visualizer...5

More information

ONE of the most difficult problems in digital filtering is

ONE of the most difficult problems in digital filtering is IEEE TRANSACTIONS ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL. ASSP-23, NO. 5, OCTOBER 1975 457 A Novel Implementation for Narrow-Band FIR Digital Filters LAWRENCE R. RABINER, SENIOR MEMBER, IEEE,

More information

19. Implementing High-Performance DSP Functions in Stratix & Stratix GX Devices

19. Implementing High-Performance DSP Functions in Stratix & Stratix GX Devices 19. Implementing High-Performance SP Functions in Stratix & Stratix GX evices S52007-1.1 Introduction igital signal processing (SP) is a rapidly advancing field. With products increasing in complexity,

More information

Fatima Michael College of Engineering & Technology

Fatima Michael College of Engineering & Technology DEPARTMENT OF ECE V SEMESTER ECE QUESTION BANK EC6502 PRINCIPLES OF DIGITAL SIGNAL PROCESSING UNIT I DISCRETE FOURIER TRANSFORM PART A 1. Obtain the circular convolution of the following sequences x(n)

More information

The theory and design of a class of perfect reconstruction modified DFT filter banks with IIR filters

The theory and design of a class of perfect reconstruction modified DFT filter banks with IIR filters Title The theory and design of a class of perfect reconstruction modified DFT filter banks with IIR filters Author(s) Yin, SS; Chan, SC Citation Midwest Symposium On Circuits And Systems, 2004, v. 3, p.

More information

24DSI16WRC Wide-Range 24-Bit, 16-Channel, 105KSPS Analog Input Module With 16 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels

24DSI16WRC Wide-Range 24-Bit, 16-Channel, 105KSPS Analog Input Module With 16 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels 24DSI16WRC Wide-Range 24-Bit, 16-Channel, 105KSPS Analog Input Module With 16 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels Features Include: Available in PMC, PCI, cpci and PC104-Plus

More information

Digital Signal Processing Laboratory

Digital Signal Processing Laboratory ECEN4002/5002 Spring 2004 Digital Signal Processing Laboratory Laboratory Exercise #2 Introduction In this lab exercise you will investigate the sampling and reconstruction process, implement delay lines

More information

Resampling using a FIR filter

Resampling using a FIR filter Resampling using a FIR filter by Jens Hee http://jenshee.dk October 2016 Change log 29. september 2016 1. Document started. 23. october 2016 1. Document extended i Resampling The resampling method described

More information

XMC-24DSI24WRC Wide-Range 24-Bit, 24-Channel, 200KSPS XMC Analog Input Module With 24 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels

XMC-24DSI24WRC Wide-Range 24-Bit, 24-Channel, 200KSPS XMC Analog Input Module With 24 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels XMC-24DSI24WRC Wide-Range 24-Bit, 24-Channel, 200KSPS XMC Analog Input Module With 24 Wide-Range (High-Level, Low-Level) Delta-Sigma Input Channels Features Include: 24 wide-range differential 24-Bit simultaneously-sampled

More information

e ) of a sampled signal f(kt) can be expressed in of the analog signal f(t) by T n=

e ) of a sampled signal f(kt) can be expressed in of the analog signal f(t) by T n= ECEN400/500 Digital Signal Processing Laboratory Spring 00 Laboratory Exercise # Introduction In this lab exercise you will investigate the sampling and reconstruction process, implement delay lines using

More information

Anu Kalidas Muralidharan Pillai and Håkan Johansson

Anu Kalidas Muralidharan Pillai and Håkan Johansson 2014 IEEE International Conference on Acoustic, Speech and Signal Processing (ICASSP) A SUB-BAND BASED RECONSTRUCTOR FOR M-CHANNEL TIME-INTERLEAVED ADCS WITH MISSING SAMPLES Anu Kalidas Muralidharan Pillai

More information

REAL TIME DIGITAL SIGNAL PROCESSING

REAL TIME DIGITAL SIGNAL PROCESSING REAL TIME DIGITAL SIGNAL PROCESSING UTN - FRBA 2011 www.electron.frba.utn.edu.ar/dplab Introduction Why Digital? A brief comparison with analog. Advantages Flexibility. Easily modifiable and upgradeable.

More information

EECS 452 Midterm Closed book part Fall 2010

EECS 452 Midterm Closed book part Fall 2010 EECS 452 Midterm Closed book part Fall 2010 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book Page

More information

PC104P-24DSI Channel 24-Bit Delta-Sigma PC104-Plus Analog Input Board

PC104P-24DSI Channel 24-Bit Delta-Sigma PC104-Plus Analog Input Board PC104P-24DSI12 12-Channel 24-Bit Delta-Sigma PC104-Plus Analog Input Board With 200 KSPS Sample Rate per Channel and Optional Low-Power Configuration Available also in PCI, cpci and PMC form factors as:

More information

The Design of Nonuniform Lapped Transforms

The Design of Nonuniform Lapped Transforms Microsoft Research Technical Report MSR-TR2005-116 September 2005 The Design of Nonuniform Lapped Transforms Byung-Jun Yoon and Henrique S. Malvar Microsoft Research Abstract We propose a new method for

More information

INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS.

INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS. INTEGER SEQUENCE WINDOW BASED RECONFIGURABLE FIR FILTERS Arulalan Rajan 1, H S Jamadagni 1, Ashok Rao 2 1 Centre for Electronics Design and Technology, Indian Institute of Science, India (mrarul,hsjam)@cedt.iisc.ernet.in

More information

Filter Banks with Variable System Delay. Georgia Institute of Technology. Abstract

Filter Banks with Variable System Delay. Georgia Institute of Technology. Abstract A General Formulation for Modulated Perfect Reconstruction Filter Banks with Variable System Delay Gerald Schuller and Mark J T Smith Digital Signal Processing Laboratory School of Electrical Engineering

More information

Digital Signal Processing and Filter Design using Scilab

Digital Signal Processing and Filter Design using Scilab Digital Signal Processing and Filter Design using Scilab Department of Electrical Engineering, IIT Bombay December 1, 2010 Outline 1 Basic signal processing tools Discrete Fourier Transform Fast Fourier

More information

Advanced Design System 1.5. Digital Filter Designer

Advanced Design System 1.5. Digital Filter Designer Advanced Design System 1.5 Digital Filter Designer December 2000 Notice The information contained in this document is subject to change without notice. Agilent Technologies makes no warranty of any kind

More information

cpci6u-24dsi32r 32-Channel 24-Bit Delta-Sigma Analog Input Board

cpci6u-24dsi32r 32-Channel 24-Bit Delta-Sigma Analog Input Board cpci6u-24dsi32r 32-Channel 24-Bit Delta-Sigma Analog Input Board FEATURES: 32 Differential 24-Bit Analog Input Channels Delta-Sigma Converter per Channel, with Linear Phase Digital Antialias Filtering

More information

Appendix 4. Audio coding algorithms

Appendix 4. Audio coding algorithms Appendix 4. Audio coding algorithms 1 Introduction The main application of audio compression systems is to obtain compact digital representations of high-quality (CD-quality) wideband audio signals. Typically

More information

Audio-coding standards

Audio-coding standards Audio-coding standards The goal is to provide CD-quality audio over telecommunications networks. Almost all CD audio coders are based on the so-called psychoacoustic model of the human auditory system.

More information

PCIe-24DSI12WRCIEPE 24-Bit, 12-Channel, 105KSPS Transducer Input Module With 12 Wide-Range Delta-Sigma Input Channels and IEPE Current Excitation

PCIe-24DSI12WRCIEPE 24-Bit, 12-Channel, 105KSPS Transducer Input Module With 12 Wide-Range Delta-Sigma Input Channels and IEPE Current Excitation PCIe-24DSI12WRCIEPE 24-Bit, 12-Channel, 105KSPS Transducer Input Module With 12 Wide-Range Delta-Sigma Input Channels and IEPE Current Excitation Features Include: 12 wide-range 24-Bit unbalanced differential

More information

PC104P-24DSI6LN. Six-Channel Low-Noise 24-Bit Delta-Sigma PC104-Plus Analog Input Module. With 200 KSPS Sample Rate per Channel

PC104P-24DSI6LN. Six-Channel Low-Noise 24-Bit Delta-Sigma PC104-Plus Analog Input Module. With 200 KSPS Sample Rate per Channel PC104P-24DSI6LN Six-Channel Low-Noise 24-Bit Delta-Sigma PC104-Plus Analog Input Module With 200 KSPS Sample Rate per Channel Available also in PCI, cpci and PMC form factors as: PCI-24DSI6LN: cpci-24dsi6ln:

More information

LogiCORE IP FIR Compiler v7.0

LogiCORE IP FIR Compiler v7.0 LogiCORE IP FIR Compiler v7.0 Product Guide for Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary.................................................................. 5 Licensing

More information

Module 9 AUDIO CODING. Version 2 ECE IIT, Kharagpur

Module 9 AUDIO CODING. Version 2 ECE IIT, Kharagpur Module 9 AUDIO CODING Lesson 29 Transform and Filter banks Instructional Objectives At the end of this lesson, the students should be able to: 1. Define the three layers of MPEG-1 audio coding. 2. Define

More information

University of Saskatchewan 5-1 EE 392 Electrical Engineering Laboratory III

University of Saskatchewan 5-1 EE 392 Electrical Engineering Laboratory III University of Saskatchewan 5-1 DSP Safety The voltages used in this experiment are less than 15 V and normally do not present a risk of shock. However, you should always follow safe procedures when working

More information

PCIe-24DSI64C200K. 24-Bit, 64-Channel, 250KSPS, PCI-Express Module. With 64 Differential Delta-Sigma Input Channels. Features Include: Applications:

PCIe-24DSI64C200K. 24-Bit, 64-Channel, 250KSPS, PCI-Express Module. With 64 Differential Delta-Sigma Input Channels. Features Include: Applications: PCIe-24DSI64C200K 24-Bit, 64-Channel, 250KSPS, PCI-Express Module With 64 Differential Delta-Sigma Input Channels Available also in PCI and Compact PCI form factors as: PCI64-24DSI64C: cpci6u64-24dsi64c:

More information

Fourier analysis and sampling theory

Fourier analysis and sampling theory Reading Required: Shirley, Ch. 9 Recommended: Fourier analysis and sampling theory Ron Bracewell, The Fourier Transform and Its Applications, McGraw-Hill. Don P. Mitchell and Arun N. Netravali, Reconstruction

More information

Chapter 1 Introducing the OM-USB Functional block diagram... 5

Chapter 1 Introducing the OM-USB Functional block diagram... 5 Table of Contents Preface About this User's Guide... 4 What you will learn from this user's guide... 4 Conventions in this user's guide... 4 Where to find more information... 4 Safety guidelines... 4 Chapter

More information

Setup the environment for first time use

Setup the environment for first time use SGN-16006 Bachelor s Laboratory Course in Signal Processing Signal processor assignment (June 2, 2014) Setup the environment for first time use Use the following procedure to start Code composer studio

More information

Audio-coding standards

Audio-coding standards Audio-coding standards The goal is to provide CD-quality audio over telecommunications networks. Almost all CD audio coders are based on the so-called psychoacoustic model of the human auditory system.

More information

New! New! New! New! New!

New! New! New! New! New! New! New! New! New! New! Features Model 71865 Complete software radio receiver solution for extremely high-channelcount applications Uses Xilinx Kintex Ultra- Scale KU035 FPGA Two 16-bit A/Ds Four wideband

More information

Implementing Biquad IIR filters with the ASN Filter Designer and the ARM CMSIS DSP software framework

Implementing Biquad IIR filters with the ASN Filter Designer and the ARM CMSIS DSP software framework Implementing Biquad IIR filters with the ASN Filter Designer and the ARM CMSIS DSP software framework Application note (ASN-AN05) November 07 (Rev 4) SYNOPSIS Infinite impulse response (IIR) filters are

More information

PCIe-24DSI64C200K. 24-Bit, 64-Channel, 250KSPS, PCI-Express Module. With 64 Differential Delta-Sigma Input Channels. Features Include: Applications:

PCIe-24DSI64C200K. 24-Bit, 64-Channel, 250KSPS, PCI-Express Module. With 64 Differential Delta-Sigma Input Channels. Features Include: Applications: PCIe-24DSI64C200K 24-Bit, 64-Channel, 250KSPS, PCI-Express Module With 64 Differential Delta-Sigma Input Channels Available also in PCI and Compact PCI form factors as: PCI64-24DSI64C: cpci6u64-24dsi64c:

More information

The Parks McClellan algorithm: a scalable approach for designing FIR filters

The Parks McClellan algorithm: a scalable approach for designing FIR filters 1 / 33 The Parks McClellan algorithm: a scalable approach for designing FIR filters Silviu Filip under the supervision of N. Brisebarre and G. Hanrot (AriC, LIP, ENS Lyon) PEQUAN Seminar, February 26,

More information

CHAPTER 4. DIGITAL DOWNCONVERTER FOR WiMAX SYSTEM

CHAPTER 4. DIGITAL DOWNCONVERTER FOR WiMAX SYSTEM CHAPTER 4 IMPLEMENTATION OF DIGITAL UPCONVERTER AND DIGITAL DOWNCONVERTER FOR WiMAX SYSTEM 4.1 Introduction FPGAs provide an ideal implementation platform for developing broadband wireless systems such

More information

MAT137 Calculus! Lecture 31

MAT137 Calculus! Lecture 31 MAT137 Calculus! Lecture 31 Today: Next: Integration Methods: Integration Methods: Trig. Functions (v. 9.10-9.12) Rational Functions Trig. Substitution (v. 9.13-9.15) (v. 9.16-9.17) Integration by Parts

More information

Introduction to Sampled Signals and Fourier Transforms

Introduction to Sampled Signals and Fourier Transforms Introduction to Sampled Signals and Fourier Transforms Physics116C, 4/28/06 D. Pellett References: Essick, Advanced LabVIEW Labs Press et al., Numerical Recipes, Ch. 12 Brigham, The Fast Fourier Transform

More information

EECS 452 Midterm Closed book part Fall 2010

EECS 452 Midterm Closed book part Fall 2010 EECS 452 Midterm Closed book part Fall 2010 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book Page

More information

The Quest For The Perfect Resampler

The Quest For The Perfect Resampler The Quest For The Perfect Resampler 23.6.23 Laurent de Soras Web: http://ldesoras.free.fr ABSTRACT This is a technical paper dealing with digital sound synthesis. Among all known sound synthesis techniques,

More information

Design of Low-Delay FIR Half-Band Filters with Arbitrary Flatness and Its Application to Filter Banks

Design of Low-Delay FIR Half-Band Filters with Arbitrary Flatness and Its Application to Filter Banks Electronics and Communications in Japan, Part 3, Vol 83, No 10, 2000 Translated from Denshi Joho Tsushin Gakkai Ronbunshi, Vol J82-A, No 10, October 1999, pp 1529 1537 Design of Low-Delay FIR Half-Band

More information

X(f) S(f) -F s X(f) * S(f)

X(f) S(f) -F s X(f) * S(f) Digital Design for Embedded Data Converters Valentino Liberali Universita degli Studi di Pavia Dipartimento di Elettronica Via Ferrata 1, 271 Pavia, Italy Phone: 39-382.5.5783 Fax: 39-382.422583 e-mail:

More information

MULTIPLE CHANNEL COHERENT AMPLITUDE MODULATED (AM) TIME DIVISION MULTIPLEXING (TDM) SOFTWARE DEFINED RADIO (SDR) RECEIVER

MULTIPLE CHANNEL COHERENT AMPLITUDE MODULATED (AM) TIME DIVISION MULTIPLEXING (TDM) SOFTWARE DEFINED RADIO (SDR) RECEIVER University of Kentucky UKnowledge University of Kentucky Master's Theses Graduate School 2008 MULTIPLE CHANNEL COHERENT AMPLITUDE MODULATED (AM) TIME DIVISION MULTIPLEXING (TDM) SOFTWARE DEFINED RADIO

More information

Physics 364, Fall 2014, reading due your answers to by 11pm on Sunday

Physics 364, Fall 2014, reading due your answers to by 11pm on Sunday Physics 364, Fall 2014, reading due 2014-11-23. Email your answers to ashmansk@hep.upenn.edu by 11pm on Sunday Course materials and schedule are at positron.hep.upenn.edu/p364 Assignment: (a) First read

More information

Operators to calculate the derivative of digital signals

Operators to calculate the derivative of digital signals 9 th IMEKO TC 4 Symposium and 7 th IWADC Workshop July 8-9, 3, Barcelona, Spain Operators to calculate the derivative of digital signals Lluís Ferrer-Arnau, Juan Mon-Gonzalez, Vicenç Parisi-Baradad Departament

More information

PERFORMANCE EVALUATION OF EFFICIENT STRUCTURE FOR FIR DECIMATION FILTERS USING POLYPHASE DECOMPOSITION TECHNIQUE

PERFORMANCE EVALUATION OF EFFICIENT STRUCTURE FOR FIR DECIMATION FILTERS USING POLYPHASE DECOMPOSITION TECHNIQUE INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN ISSN 0976 6464(Print)

More information

Graph Wavelets and Filter Banks Designs in Graph Spectral Domain

Graph Wavelets and Filter Banks Designs in Graph Spectral Domain at CMU Graph Wavelets and Filter Banks Designs in Graph Spectral Domain Yuichi Tanaka Tokyo University of Agriculture and Technology PRESTO, Japan Science and Technology Agency ytnk@cc.tuat.ac.jp This

More information

IC220 Slide Set #5B: Performance (Chapter 1: 1.6, )

IC220 Slide Set #5B: Performance (Chapter 1: 1.6, ) Performance IC220 Slide Set #5B: Performance (Chapter 1: 1.6, 1.9-1.11) Measure, Report, and Summarize Make intelligent choices See through the marketing hype Key to understanding underlying organizational

More information

XRDUG Seminar III Edward Laitila 3/1/2009

XRDUG Seminar III Edward Laitila 3/1/2009 XRDUG Seminar III Edward Laitila 3/1/2009 XRDUG Seminar III Computer Algorithms Used for XRD Data Smoothing, Background Correction, and Generating Peak Files: Some Features of Interest in X-ray Diffraction

More information

Sorting Pearson Education, Inc. All rights reserved.

Sorting Pearson Education, Inc. All rights reserved. 1 19 Sorting 2 19.1 Introduction (Cont.) Sorting data Place data in order Typically ascending or descending Based on one or more sort keys Algorithms Insertion sort Selection sort Merge sort More efficient,

More information

FPGA Based Digital Signal Processing Applications & Techniques. Nathan Eddy Fermilab BIW12 Tutorial

FPGA Based Digital Signal Processing Applications & Techniques. Nathan Eddy Fermilab BIW12 Tutorial FPGA Based Digital Signal Processing Applications & Techniques BIW12 Tutorial Outline Digital Signal Processing Basics Modern FPGA Overview Instrumentation Examples Advantages of Digital Signal Processing

More information

Digital Signal Processing Introduction to Finite-Precision Numerical Effects

Digital Signal Processing Introduction to Finite-Precision Numerical Effects Digital Signal Processing Introduction to Finite-Precision Numerical Effects D. Richard Brown III D. Richard Brown III 1 / 9 Floating-Point vs. Fixed-Point DSP chips are generally divided into fixed-point

More information

Attia, John Okyere. Control Statements. Electronics and Circuit Analysis using MATLAB. Ed. John Okyere Attia Boca Raton: CRC Press LLC, 1999

Attia, John Okyere. Control Statements. Electronics and Circuit Analysis using MATLAB. Ed. John Okyere Attia Boca Raton: CRC Press LLC, 1999 Attia, John Okyere. Control Statements. Electronics and Circuit Analysis using MATLAB. Ed. John Okyere Attia Boca Raton: CRC Press LLC, 1999 1999 by CRC PRESS LLC CHAPTER THREE CONTROL STATEMENTS 3.1 FOR

More information

Implementing FIR Filters

Implementing FIR Filters Implementing FIR Filters in FLEX Devices February 199, ver. 1.01 Application Note 73 FIR Filter Architecture This section describes a conventional FIR filter design and how the design can be optimized

More information

CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA

CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA CAD SUBSYSTEM FOR DESIGN OF EFFECTIVE DIGITAL FILTERS IN FPGA Pavel Plotnikov Vladimir State University, Russia, Gorky str., 87, 600000, plotnikov_pv@inbox.ru In given article analyze of DF design flows,

More information

Follett Software Company. Sagebrush InfoCentre Library Manager

Follett Software Company. Sagebrush InfoCentre Library Manager Follett Software Company Sagebrush InfoCentre Library Manager School libraries can access the number of books in their collection (excluding bound volumes of periodicals & textbooks) by creating a Number

More information

The 1-Bit Advantage Future Proof Recording

The 1-Bit Advantage Future Proof Recording The 1-Bit Advantage Future Proof Recording Korg has developed and is introducing a line of mobile digital audio recorders the first in their class to utilize 1-bit audio recording. The hand-held MR-1 is

More information

Sonic Studio Process User Manual Table Of Contents

Sonic Studio Process User Manual Table Of Contents Cover Sonic Studio Process User Manual Table Of Contents 1.0 Sonic Studio Process Overview... 4 1.1 The Parameters tab...5 1.1.1 Soundfiles Area... 6 1.1.2 Processes Area: Sample Rate Conversion... 7 1.1.2.1

More information

REAL TIME DIGITAL SIGNAL PROCESSING

REAL TIME DIGITAL SIGNAL PROCESSING REAL TIME DIGITAL SIGNAL PROCESSING UTN-FRBA 2010 Introduction Why Digital? A brief comparison with analog. Advantages Flexibility. Easily modifiable and upgradeable. Reproducibility. Don t depend on components

More information

Manual. TC3 Filter. TwinCAT 3. Version: Date: Order No.: TF3680

Manual. TC3 Filter. TwinCAT 3. Version: Date: Order No.: TF3680 Manual TC3 Filter TwinCAT 3 Version: Date: Order No.: 1.0 2018-12-13 TF3680 Table of contents Table of contents 1 Foreword... 5 1.1 Notes on the documentation... 5 1.2 Safety instructions... 6 2 Overview...

More information

Performance, Power, Die Yield. CS301 Prof Szajda

Performance, Power, Die Yield. CS301 Prof Szajda Performance, Power, Die Yield CS301 Prof Szajda Administrative HW #1 assigned w Due Wednesday, 9/3 at 5:00 pm Performance Metrics (How do we compare two machines?) What to Measure? Which airplane has the

More information

Union Find 11/2/2009. Union Find. Union Find via Linked Lists. Union Find via Linked Lists (cntd) Weighted-Union Heuristic. Weighted-Union Heuristic

Union Find 11/2/2009. Union Find. Union Find via Linked Lists. Union Find via Linked Lists (cntd) Weighted-Union Heuristic. Weighted-Union Heuristic Algorithms Union Find 16- Union Find Union Find Data Structures and Algorithms Andrei Bulatov In a nutshell, Kruskal s algorithm starts with a completely disjoint graph, and adds edges creating a graph

More information

Digital Recording and Playback

Digital Recording and Playback Digital Recording and Playback Digital recording is discrete a sound is stored as a set of discrete values that correspond to the amplitude of the analog wave at particular times Source: http://www.cycling74.com/docs/max5/tutorials/msp-tut/mspdigitalaudio.html

More information

Mpeg 1 layer 3 (mp3) general overview

Mpeg 1 layer 3 (mp3) general overview Mpeg 1 layer 3 (mp3) general overview 1 Digital Audio! CD Audio:! 16 bit encoding! 2 Channels (Stereo)! 44.1 khz sampling rate 2 * 44.1 khz * 16 bits = 1.41 Mb/s + Overhead (synchronization, error correction,

More information

V2902. Stereo Audio Codec with USB Interface, Single-Ended Analog Input/Output and S/PDIF. 1. General Description

V2902. Stereo Audio Codec with USB Interface, Single-Ended Analog Input/Output and S/PDIF. 1. General Description Stereo Audio Codec with USB Interface, Single-Ended Analog Input/Output and S/PDIF V2902 1. General Description The V2902 is a single-chip USB stereo audio codec with USB-compliant full-speed protocol

More information

AR-IQ v.1.1. Receiver Control. I/Q Record & Playback. for AR-ALPHA

AR-IQ v.1.1. Receiver Control. I/Q Record & Playback. for AR-ALPHA AR-IQ v.1.1 Receiver Control I/Q Record & Playback for AR-ALPHA March 3, 2010 Purpose AR-IQ software allows direct control of the AR-Alpha receiver through a graphical interface. The recorded samples are

More information

Smaller. Low Impedance. Long Life

Smaller. Low Impedance. Long Life Miniature Sized, Low lmpedance, High Reliability For Switching Power Supplies Smaller case size and lower impedance than PM series. Low impedance and high reliability withstanding 0 hours to 000 hours.

More information

FPGA Guitar Multi-Effects Processor

FPGA Guitar Multi-Effects Processor FPGA Guitar Multi-Effects Processor 6.111 Final Project Report Haris Brkic MASSACHUSETTS INSTITUTE OF TECHNOLOGY Table of Contents Overview... 2 Design Implementation... 3 FPGA Processor... 3 Effects Controller...

More information

SIGNALS AND SYSTEMS I Computer Assignment 2

SIGNALS AND SYSTEMS I Computer Assignment 2 SIGNALS AND SYSTES I Computer Assignment 2 Lumped linear time invariant discrete and digital systems are often implemented using linear constant coefficient difference equations. In ATLAB, difference equations

More information

WT1800 PRECISION POWER ANALYZER

WT1800 PRECISION POWER ANALYZER PRECISION POWER ANALYZER Page 1 Page 2 PRODUCT TUTORIAL Table of Contents: A.) Overview & Objectives... B.) Power Meter Connections.. C.) Basic Setup for Power Measurement Initialize Settings Setting Wiring

More information

D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department

D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department D. Richard Brown III Associate Professor Worcester Polytechnic Institute Electrical and Computer Engineering Department drb@ece.wpi.edu 3-November-2008 Analog To Digital Conversion analog signal ADC digital

More information

Accurate Estimation of MinimumFilter Length for Optimum FIR Digital Filters

Accurate Estimation of MinimumFilter Length for Optimum FIR Digital Filters s 1 008 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-H: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 47, NO. 10, OCTOBER 2000 Accurate Estimation of MinimumFilter Length for Optimum FIR Digital Filters Koichi

More information

Optimization of Multistage Decimation Processing Using Genetic Algorithm

Optimization of Multistage Decimation Processing Using Genetic Algorithm Optimization of Multistage Decimation Processing Using Genetic Algorithm Richa Assistant Professor, Dept. of ECE, UIET, CSJM University, Kanpur, Uttar pardesh, India ABSTRACT: Sample rate conversion requires

More information

Master Oscillator Power Amplifier SLD System MOPA-SLD-850

Master Oscillator Power Amplifier SLD System MOPA-SLD-850 Master Oscillator Power Amplifier SLD System MOPA-SLD-850 1. Product Description The Superlum MOPA-SLD-850 is an ultra-high power SLD-based light source that features an extremely weak sensitivity to optical

More information

MELSEC iq-r C Controller Module/C Intelligent Function Module Programming Manual (Data Analysis)

MELSEC iq-r C Controller Module/C Intelligent Function Module Programming Manual (Data Analysis) MELSEC iq-r C Controller Module/C Intelligent Function Module Programming Manual (Data Analysis) SAFETY PRECAUTIONS (Read these precautions before using this product.) Before using C Controller module

More information

Section 1.2: What is a Function? y = 4x

Section 1.2: What is a Function? y = 4x Section 1.2: What is a Function? y = 4x y is the dependent variable because it depends on what x is. x is the independent variable because any value can be chosen to replace x. Domain: a set of values

More information

Effects of Wind-Tunnel Noise on Array Measurements in Closed Test Sections

Effects of Wind-Tunnel Noise on Array Measurements in Closed Test Sections . Effects of Wind-Tunnel Noise on Array Measurements in Closed Test Sections K. Ehrenfried 1, L. Koop 1, A. Henning 2 and K. Kaepernick 2 1 Institute of Aerodynamics and Flow Technology German Aerospace

More information

DSP. Presented to the IEEE Central Texas Consultants Network by Sergio Liberman

DSP. Presented to the IEEE Central Texas Consultants Network by Sergio Liberman DSP The Technology Presented to the IEEE Central Texas Consultants Network by Sergio Liberman Abstract The multimedia products that we enjoy today share a common technology backbone: Digital Signal Processing

More information

EE482: Digital Signal Processing Applications

EE482: Digital Signal Processing Applications Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 13 Audio Signal Processing 14/04/01 http://www.ee.unlv.edu/~b1morris/ee482/

More information

Pharmacy college.. Assist.Prof. Dr. Abdullah A. Abdullah

Pharmacy college.. Assist.Prof. Dr. Abdullah A. Abdullah The kinds of memory:- 1. RAM(Random Access Memory):- The main memory in the computer, it s the location where data and programs are stored (temporally). RAM is volatile means that the data is only there

More information

Transition from Simulink to MATLAB in Real-Time Digital Signal Processing Education*

Transition from Simulink to MATLAB in Real-Time Digital Signal Processing Education* Int. J. Engng Ed. Vol. 21, No. 4, pp. 587±595, 2005 0949-149X/91 $3.00+0.00 Printed in Great Britain. # 2005 TEMPUS Publications. Transition from Simulink to MATLAB in Real-Time Digital Signal Processing

More information

cpci6u64-20aof16c500kr

cpci6u64-20aof16c500kr cpci6u64-20aof16c500kr 20-Bit 16-Output 500KSPS Precision Wideband cpci 6U Analog Output Board With 8th-Order reconstruction output filters Features Include: 16 Single-ended or optional 3-Wire Differential

More information

AND9105/D. Biquad Filters in ON Semiconductor Pre-configured Digital Hybrids APPLICATION NOTE. a 0 = 1. x[n] y[n] a 1. b 1. z 1. a 2.

AND9105/D. Biquad Filters in ON Semiconductor Pre-configured Digital Hybrids APPLICATION NOTE. a 0 = 1. x[n] y[n] a 1. b 1. z 1. a 2. Biquad Filters in ONSemiconductor Pre-configured Digital Hybrids Introduction Pre-configured products offered by ON Semiconductor offer great flexibility in adjusting input/output characteristics as well

More information

Real-Time DSP for Educators

Real-Time DSP for Educators Real-Time DSP for Educators Michael Morrow University of Wisconsin-Madison Thad Welch United States Naval Academy Cameron Wright University of Wyoming Introduction Agenda Motivation DSK and Software Installation

More information

Properties. Comparing and Ordering Rational Numbers Using a Number Line

Properties. Comparing and Ordering Rational Numbers Using a Number Line Chapter 5 Summary Key Terms natural numbers (counting numbers) (5.1) whole numbers (5.1) integers (5.1) closed (5.1) rational numbers (5.1) irrational number (5.2) terminating decimal (5.2) repeating decimal

More information

Lecture 6: The Haar Filter Bank

Lecture 6: The Haar Filter Bank WAVELETS AND MULTIRATE DIGITAL SIGNAL PROCESSING Lecture 6: The Haar Filter Bank Prof.V.M.Gadre, EE, IIT Bombay 1 Introduction In this lecture our aim is to implement Haar MRA using appropriate filter

More information

Administrivia. CMSC 411 Computer Systems Architecture Lecture 8 Basic Pipelining, cont., & Memory Hierarchy. SPEC92 benchmarks

Administrivia. CMSC 411 Computer Systems Architecture Lecture 8 Basic Pipelining, cont., & Memory Hierarchy. SPEC92 benchmarks Administrivia CMSC 4 Computer Systems Architecture Lecture 8 Basic Pipelining, cont., & Memory Hierarchy Alan Sussman als@cs.umd.edu Homework # returned today solutions posted on password protected web

More information

Student s booklet. Bills, Ladders and other Number Diagrams. Meeting 23 Student s Booklet. Contents. May 18, UCI. Town Bills 2 Big and Small

Student s booklet. Bills, Ladders and other Number Diagrams. Meeting 23 Student s Booklet. Contents. May 18, UCI. Town Bills 2 Big and Small Meeting Student s Booklet Bills, Ladders and other Number Diagrams May 18, 016 @ UCI Contents 1 Town Bills Big and Small Student s booklet Quarnies Exponent Ladders UC IRVINE MATH CEO http://www.math.uci.edu/mathceo/

More information