A Scalable Frame-based Multi-Crosspoint Packet Switching Architecture

Size: px
Start display at page:

Download "A Scalable Frame-based Multi-Crosspoint Packet Switching Architecture"

Transcription

1 A Scalable Frame-based ulti- Pacet Switching Architecture ie Li, Student ember, Itamar Elhanany, Senior ember Department of Electrical & Computer Engineering he University of ennessee noxville, Abstract Input-queued cell switches employing the oldestcell-rst (OCF) policy have been shown to yield low mean delay characteristics oreover, it has been proven that OCF is stable for admissible iid arrival trafc when executed with a scheduling speedup of However, an increase in lin rates and port densities directly leads to a decrease in pacet duration times, to a point where cell-by-cell switching is no longer considered practical o address this challenge, this paper studies framebased scheduling algorithms for a scalable combined input-output queued (CIOQ) switch architecture he latter is decomposed into independent subgroups, each employing multiple simple crosspoint switches A ey outcome of this decomposition is a substantial reduction of scheduling times Unlie many other schemes, which necessitate custom integrated circuits, the architecture proposed here utilizes commercially available crosspoint switches We present a Lyapunov-based stability analysis that dictates moderate conditions under which the switch is stable for all admissible trafc patterns By reconguring the crossbar switch once every several time slots, the timing constraints imposed on the scheduling algorithm are signicantly relaxed Simulation results are presented, demonstrating the merits of the approach, particularly in the presence of bursty trafc scenarios I IRODUCIO Recently, several novel architectures have been proposed for the design of pacet switches with large aggregate capacities and high-speed lin data rates Examples include the Parallel Pacet Switch (PPS) [], the Parallel Shared emory (PS) router [], and the Load-Balanced router [3] In theory, both the PPS and the PS can emulate a rst-come-rst-served output-queued (FCFS-OQ) pacet switch and support quality of service (QoS) guarantees evertheless, implementation of PPS and PS switches involves the design of intricate centralized schedulers, which inherently introduce scalability limitations It has been shown that the Load-Balancing architecture can guarantee 00% throughput for a broad class of trafc patterns and requires no scheduler However, the Load-Balancing architecture suffers from pacet reordering, a consequence of allowing multiple internal input-to-output paths for each ow oreover, it imposes frequent switch fabric recongurations [] hese two attributes introduce delay and scalability limitations, and consequently require the introduction of custom-designed VLSI components Input-queued (IQ) pacet switching architectures with virtual output queueing (VOQ) are commonly utilized in Internet routers as they offer pragmatic scalability while requiring moderate memory bandwidth A scheduling algorithm is needed for an IQ switch to dynamically determine the conguration of the crossbar by nding matchings between ingress and egress ports However, an increase in lin rates directly causes a decrease in pacet duration times to a point where cell-by-cell switching is no longer considered a practical approach his is true particularly for optical switch fabrics that employ slowly reconguring crossconnect elements he reconguration overhead for a typical optical switch fabric can be in the range of 0-00ns [] However, with -byte pacets and speeds of 0 bps, a reconguration time of a few nanoseconds is necessary for the cell-by-cell switching mechanism o address this issue, in a previous paper [], the authors have proposed a frame-based maximal weight matching (FW) algorithm with transfer speedup, in which scheduling decisions are issued in accordance with the W algorithm, however they are ept unchanged for a duration of consecutive time slots It has been proven that a CIOQ switch running the FW scheduling algorithm with a transfer speedup of is stable under admissible trafc for any frame size By reconguring the crossbar switch once every several time slots, we signicantly relax the timing constraints imposed on the scheduling algorithm In order to scale to high port densities, we propose a novel scalable pacet switching architecture which is straightforward to implement, as it employs a group of memoryless passive crosspoint switches he architecture is a CIOQ switch whereby an switch is partitioned into identical and independent switching groups, each hosting a pool of smaller crosspoint switches he motivation to employ such an architecture is to benet from the idea of partitioning one (large) crossbar into several small crosspoints [], so as to facilitate scalability and reduce the timing requirements from the scheduling algorithm he approach is characterized by offering a 00% throughput guarantee for a broad class of trafc patterns when employing the FW/OCF scheduling algorithm Pacet reordering need not be considered and switch fabric reconguration is infrequent Since the algorithm studied is frame-based, by reconguring the crossbar switch once every several time slots, the timing constraints imposed on crosspoint devices are signicantly relaxed II EERAL SWICH ARCHIECURE he proposed switch architecture is based on a design rst introduced in [] Consider an switch as shown in

2 roup # / roup # /+ / Stage Stage Switch pool # Switch pool # / / emory emory emory emory emory emory Output Output on in the following section From a crosspoint optimization perspective, since the highest number of inputs or outputs on any crosspoint device in the system is a ey scalability metric, we note that the maximal port count on any crosspoint is given by maxf; g: For example, if one wishes to design a -port switch (ie = ), where = ; = ; = 8; then maxf; g = ;suggesting that the switch can be realized using existing off-the-shelf crosspoint devices III FW/OCF SABILIY AALYSIS / roup # Switch pool # emory emory emory Output Fig Proposed switch architecture in which an CIOQ switch is equally partioned into independent groups employing multiple passive crosspoints switches gure, whereby input modules are equally partitioned into groups, each of which is independently connected to all outputs via a pool of non-blocing crosspoint switches It is assumed that each of the crosspoint switches is small to facilitate practical scalable switch implementations hroughout this paper we shall refer to a ow as the collection of all pacets with the same input and output index values We further let a group ow denote the set of all pacets from a given group destined to a unique output All pacets belonging to the same group ow will be buffered in the same memory module at their destination output For example, all pacets from group # that are destined to output will be buffered in memory of output : Hence, multiple memory modules must be maintained at each output to hold pacets from different group ows Clearly, the number of memory modules maintained at each output is, since for each output, there can be at most different group ows, each of which corresponds to one group We shall let all pacets from the same ow traverse through the same path, ie, we only consider single-path switching, discarding multipath scenarios that incur pacet reordering he core switching fabric comprises two stages of passive crosspoint switches he rst connects the ingress ports to the rest of the fabric, hosting a pool of crosspoint switches per group, where denotes the number of crosspoint switches in the second stage and is the maximal number of outputs that can be matched to a single input ote that = represents the common case in which each input can be matched to at most one output If > then a transfer speedup is required Each of the crosspoint switches in the second stage has inputs and outputs By placing an switch between the crosspoints pool and each input port, maximal trafc throughput is guaranteed, as will be elaborated In this section we derive the necessary conditions for the switch supporting a single class of service to be stable With reference to gure, let Q (t) denote the VOQ size at input i holding pacets destined to output j at time t Let us also dene the corresponding random arrival process, A (t) f0; g, with a mean (normalized) rate of pacet arrivals from input i to output j, E[A (t)] = Since the switch is equally partitioned into independent groups and each group supports its own non-blocing paths, stability analysis focused on any particular group can be easily extended to all other groups with minor modications, as will be described later hroughout this paper, we consider a simple FW/OCF scheduling algorithm pertaining to the group he algorithm consists of an iterative process whereby during each iteration the maximal weight among the currently contending set of nodes is found, and a match is registered between the corresponding input-output pairs An iteration example is depicted in gure Upon matching an input to an output, the respective input and output pair is removed from contending during subsequent iterations (shown in scenario of gure ) Alternatively, only the associated output is removed from future contention, as illustrated in scenario of gure, allowing other inputs from the same group to be matched to available outputs Assuming the weight matrix is not completely null, the number of iterations can range between and = Conguration of the crosspoints, determined by the FW/OCF algorithm, can be represented by a service matrix, S(t) = fs (t)g, where S (t) = if input i is matched to output j at time t, otherwise S (t) = 0: Based on the weights of the queues, a schedule is obtained which remains unchanged for consecutive time slots A new schedule will only occur at time t +, reected by S (t + ) Denition : Let g denote the trafc rate matrix for the g th group, as given by g th g = (g ) +; (g ) (g ) +; (g ) g ; +; (g ) +; +; +; (g ) g ; g ; () Denition : Let g (t) denote the weight matrix at time t, 3 7

3 Current Contention List +, +, g, + + g L +, L +, O L g, Denition 7: Let denote the maximal number of matches allowed to be made for each input port during a single scheduling period he buffer dynamics under the FW/OCF algorithm dictate that for Q (t) > aximal Weight Found L +, + +, L +, + +, O L g g g,, Scenario Scenario L L +, + +, +, + +, L L +, + +, +, + +, O O L g g g L g g g,,,, Fig Example of an iteration at group g, for the FW/OCF scheduling algorithm Each element represents a weighted request for service Scenario represents a single input/output matching, while Scenario pertains to the case where more than one input from the same group is matched to an output such that g (t) = (g ) +; (g ) (g ) +; (g ) g ; +; (g ) +; +; +; (g ) g ; g ; () where (t) is the waiting time of the HoL cell in queue (i; j) at time t Denition 3: Let the queue occupancy vector for the g th group be dened as h i Q g (t) = Q (g ) +;(t); Q (g ) +;(t); :::; Q g ; (t) : (3) Denition : An arrival process is said to be strictly admissible iff P i= and P j= Denition : he (aggregate) weight of the FW/OCF algorithm at time t is given by W (t) = D = g (t); S 3 7 (t)s (t) () E (t) where S (t) denotes the matching congurations determined by the scheduling algorithm at time t Denition : Let (m) (t) denote the inter-arrival time between two consecutive cells, m and m +, both of which are stored in queue (i; j), and correspondingly, let (t) = (t); m = ; ; :::; Q (t)g maxf (m) (t + ) = (t) + S (t) m= (m) (t); () where is the internal transfer speedup, while for Q (t) (t + ) (t) + Q (t) (t) + () (t) + from which we can write (t + ) (t) (7) " # + for Q (t) >, and S (t) m= (m) (t) (t) (t + ) (t) + (t) (8) + (t) for Q (t) he term S (t) expresses the consecutive transmissions that may occur during a single frame interval ext, we construct a discrete-time quadratic Lyapunov function, L(t) [7], such that L(t) = (t) [8][9][]: As an expression of a time slot lag, we write L(t + ) L(t) = (t + ) (t) : (9) By partitioning the above into the case of Q (t) < and Q (t) ; we obtain the following: E [L(t + ) L(t)jQ(t)] (0) P " h + S (t) E (m) (t)i #! (t) m= + P E + (t) P S (t) (t) + P ( + ) ( + ) + (t) [ S (t)] h D Ei h g ; g (t)i S (t); g (t) + C g where C = ( + ), is a constant In order to prove that the algorithm yields a stable queueing system, we show that beyond a given threshold of maximal weight there is a negative drift in the state of the system athematically speaing, from inequality D (0), an appropriate value E for, such that h g ; g (t)i < Sg (t); g (t), guarantees that the algorithm is stable Hence, we focus

4 our attention on the two basic scenarios described above, as illustrated in gure : Scenario : For each matching generated, its respective input and output pair is removed from contending during subsequent iterations heorem : For scenario, an switch running the FW/OCF scheduling algorithm with a transfer speedup of is stable under admissible iid trafc for any frame size, Proof: Without loss of generality, assume that following o n (g ) a round of matching, V OQ sl, where s + ; :::; g and l[; :::] is selected It then follows that all of the elements in row s and column l of the weight matrix are removed from future contention By decomposing < g ; g > < S g ; g > into each round, we have g j= sj + (g ) i= + il For any admissible trafc pattern, we now that sj and g (g ) j= i= + il, from which we deduct that sj + g (g ) j= i= + il Hence, = is sufcient to guarantee stability Scenario : For each matching generated, only the associated output is removed from future contentions In this case, we remove the restriction of only one VOQ being matched per ingress port, such that there can now be up to VOQs matched per ingress port We extend the stability analysis devised thus far to address scenario, ie the case in which up to > VOQs can be matched in each ingress port during every schedule (note that is a xed number, although in each schedule different input ports may have variant number of actual matches, but the number of matches can not exceed ) A schedule here comprises of multiple rounds/iterations, each of which produces one input-output matching As such, a schedule round may have at most rounds/iterations per group heorem : In the case of scenario, an switch running the FW/OCF scheduling algorithm with transfer speedup of > += is stable under admissible iid trafc for any frame size Proof: Let us rst briey review the matching process At the beginning of each schedule interval, the VOQ with largest weight is selected; later all VOQs with the same output as that chosen are removed from subsequent contention rounds ext, the scheduler chooses the VOQ with the largest weight value among those in the current contention list, and then removes all VOQs with same output as the one chosen he scheduler also checs to see if the number of matches along the same input has reached : If so, then it removes all VOQs in the same input from future contention his process is repeated until no more matchings can be made Without loss of generality, assume that a schedule produces a total of matches in a given interval/frame Hence, there are rounds/iterations, each of which corresponds to precisely one match Further, suppose that during the th round/iteration, where f; ; :::; g, V OQ i ;j, which has the largest weight value among those in the current contending list, is selected by the scheduler oreover, we let I, J denote the set of all possible input and output indices for the current contention list, respectively; for example, clearly, (g ) (g ) if = ; I = f + ; + ; :::; g g and J = f; ; :::; g: If the number of matches (including the most recent one) at the same input, eg input i I, is, then all VOQs in the current contention list, with the same output and input as the selected one, are removed from future rounds Let W i ;j ; W i ; :::; W ;j i denote the weight values of ;j the st nd,, matching of the input, which were selected by the scheduler during rounds th ; th ; :::; th, respectively Clearly W i ;j W i W ;j i ; hence W ;j i ;j (W i +W ;j i +:::+W ;j i ) Furthermore, let ;j I ; :::; I = I denote the set of all possible input indices for the contending list during rounds th ; th ; :::; th J ; :::; J, respectively; and let = J denote the set of all possible output indices for the contending list using similar round notation We thus have i ;jw i ;j W i ;j () jj and (W i ;j + W i ;j W i ;j ); ii + ii W W i ;j + W i ;j W i ;j ; hence, ii + ii + jj i ;jw i ;j W ii =I ii =I (+ )(W i ;j + W i ;j W i ;j ) () (3) Alternatively, if the number of matches (including the new one) at the same input is ; we have W ii + ii W i ;j + W i ;j W i ;j ii =I < ( + )(W i ;j + W i ;j W i ;j ) () his represents a general result for every round/iteration herefore, by decomposing < g ; g > < S g ; g > into each round according to inequalities (3) and (), we conclude that < g ; g > ( + ) < S g; g >;which implies that > + = is a sufcient condition to guarantee stability

5 0 mbs= mbs= mbs=8 mbs= 8 = = = =8 3 ean cell delay (cell times) 30 0 ean cell delay (cell times) ormalized offer load ormalized offer load Fig 3 Average cell delay as a function of the mean burst size (BS) for a xed frame size of 8 cells he FW/OCF algorithm can issue at most match per ingress port Fig Average cell delay when arrivals are Bernoulli iid with uniform distribution for different frame sizes () he FW algorithm issues up to matches per ingress port IV SIULAIO RESULS In order to evaluate the performance of the FW/OCF algorithm under the multi-crosspoints based architecture proposed, three sets of simulations were carried out In all cases, a switch was considered with a transfer speedup of : he switch was partitioned into independent switching groups, each of which supported 3 ingress ports In the rst three sets of simulations = (ie the transfer speedup is ) he rst set of simulations was targeted at examining the impact of bursty trafc on the delay characteristics A twostate arov-modulated (O/OFF) process was employed [0], whereby bursts are uniformly distributed across the outputs Figure 3 shows the average delay as a function of the mean burst sizes (BS) for a xed frame size of 8 pacets An inverse relationship between the BS and the average delay is observed Since the FW scheduling discipline is inherently correlated, bursty trafc better utilizes the transmission intervals In the second set of simulations, the FW/OCF algorithm was allowed to mae up to matches per ingress port and the transfer speedup is correspondingly dropped to he arrival process was Bernoulli iid with uniformly distributed destination distribution Figure depicts the average delay measured for different frame sizes and shows that despite the relaxed switching times and distributed passive crosspoint switches, the overall performance is ept high V COCLUSIOS his paper presents a novel scalable multi-crosspoints based pacet switching architecture coupled with a frame-based scheduling algorithm for routers with large port densities and high-speed line rates It has been shown that the architecture can guarantee 00% throughput for a broad class of trafc scenarios By equally partitioning an CIOQ switch into multiple independent switching groups, the timing requirements from the FW/OCF algorithm are substantially reduced oreover, by reconguring the crosspoint switches once every several time slots, it is possible to signicantly relax the timing constraints imposed on the scheduling algorithm Compared with other architectures targeting high end routers, the proposed multi-crosspoints based architecture is scalable, easy to implement, and does not entail complex pacet processing or reordering Acnowledgements his wor has been partially supported by the Department of Energy research contract DE-F0-0ER07 REFERECES [] RZSIyer and ceown, Analysis of the parallel pacet switch architecture, IEEE/AC ransactions on etworing, vol, no, pp 3 3, 003 [] R Iyer and ceown, Routers with a single stage of buffering, AC Computer Communication Review SICO '0, pp, 00 [3] C Chang, D Lee, and Y Jou, Load balanced Birhoff-von eumann switches, High Performance Switching and Routing, 00 IEEE Worshop, pp 7 80, 00 [] Ieslassy, he load-balanced router, PhD hesis, Stanford University, 00 [] Li and IElhanany, Stability of a frame-based maximal weight matching algorithm with transfer speedup, IEEE Communications Letters, vol 9, no 0, pp 9 9, 00 [] SYam and DSung, Decomposed corssbar switches with multiple input and output buffers, IEEE LOBECO 00, vol, pp, 00 [7] J Dai and B Prabhaar, he throghput of data switches with and without speedup, IEEE IFOCO 000, pp, arch 000 [8] A eittiul and ceown, A practical scheduling algorithm to achieve 00% throughput ininput-queued switches, in IFOCO '98, vol, San Francisco, CA, USA, ar/apr 998, pp [9] P umar and S eyn, Stability of queueing networs and scheduling policies, IEEE ransactions on Automatic Control, vol 0, no, pp 0, February 99 [0] I Elhanany and B atthews, On the performance of output queued cell switches with non-uniformly distributed bursty arrivals, IEE Proceedings on Communications, vol 3, no, pp 0 0, 00

A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches

A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches Xike Li, Student Member, IEEE, Itamar Elhanany, Senior Member, IEEE* Abstract The distributed shared memory (DSM) packet switching

More information

Pi-PIFO: A Scalable Pipelined PIFO Memory Management Architecture

Pi-PIFO: A Scalable Pipelined PIFO Memory Management Architecture Pi-PIFO: A Scalable Pipelined PIFO Memory Management Architecture Steven Young, Student Member, IEEE, Itamar Arel, Senior Member, IEEE, Ortal Arazi, Member, IEEE Networking Research Group Electrical Engineering

More information

Efficient Queuing Architecture for a Buffered Crossbar Switch

Efficient Queuing Architecture for a Buffered Crossbar Switch Proceedings of the 11th WSEAS International Conference on COMMUNICATIONS, Agios Nikolaos, Crete Island, Greece, July 26-28, 2007 95 Efficient Queuing Architecture for a Buffered Crossbar Switch MICHAEL

More information

Scheduling Algorithms for Scalable High- Performance Packet Switching Architectures

Scheduling Algorithms for Scalable High- Performance Packet Switching Architectures University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Doctoral Dissertations Graduate School 12-2006 Scheduling Algorithms for Scalable High- Performance Packet Switching Architectures

More information

Dynamic Scheduling Algorithm for input-queued crossbar switches

Dynamic Scheduling Algorithm for input-queued crossbar switches Dynamic Scheduling Algorithm for input-queued crossbar switches Mihir V. Shah, Mehul C. Patel, Dinesh J. Sharma, Ajay I. Trivedi Abstract Crossbars are main components of communication switches used to

More information

1 Introduction

1 Introduction Published in IET Communications Received on 17th September 2009 Revised on 3rd February 2010 ISSN 1751-8628 Multicast and quality of service provisioning in parallel shared memory switches B. Matthews

More information

Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput

Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput IEEE/ACM TRANSACTIONS ON NETWORKING, VOL 11, NO 3, JUNE 2003 465 Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput Marco Ajmone Marsan, Fellow, IEEE, Andrea Bianco,

More information

Scalable Schedulers for High-Performance Switches

Scalable Schedulers for High-Performance Switches Scalable Schedulers for High-Performance Switches Chuanjun Li and S Q Zheng Mei Yang Department of Computer Science Department of Computer Science University of Texas at Dallas Columbus State University

More information

DISA: A Robust Scheduling Algorithm for Scalable Crosspoint-Based Switch Fabrics

DISA: A Robust Scheduling Algorithm for Scalable Crosspoint-Based Switch Fabrics IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 21, NO. 4, MAY 2003 535 DISA: A Robust Scheduling Algorithm for Scalable Crosspoint-Based Switch Fabrics Itamar Elhanany, Student Member, IEEE, and

More information

Matching Schemes with Captured-Frame Eligibility for Input-Queued Packet Switches

Matching Schemes with Captured-Frame Eligibility for Input-Queued Packet Switches Matching Schemes with Captured-Frame Eligibility for -Queued Packet Switches Roberto Rojas-Cessa and Chuan-bi Lin Abstract Virtual output queues (VOQs) are widely used by input-queued (IQ) switches to

More information

Sample Routers and Switches. High Capacity Router Cisco CRS-1 up to 46 Tb/s thruput. Routers in a Network. Router Design

Sample Routers and Switches. High Capacity Router Cisco CRS-1 up to 46 Tb/s thruput. Routers in a Network. Router Design outer Design outers in a Network Overview of Generic outer Architecture Input-d Switches (outers) IP Look-up Algorithms Packet Classification Algorithms Sample outers and Switches Cisco 46 outer up to

More information

The Concurrent Matching Switch Architecture

The Concurrent Matching Switch Architecture The Concurrent Matching Switch Architecture Bill Lin Isaac Keslassy University of California, San Diego, La Jolla, CA 9093 0407. Email: billlin@ece.ucsd.edu Technion Israel Institute of Technology, Haifa

More information

Fabric-on-a-Chip: Toward Consolidating Packet Switching Functions on Silicon

Fabric-on-a-Chip: Toward Consolidating Packet Switching Functions on Silicon University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Doctoral Dissertations Graduate School 12-2007 Fabric-on-a-Chip: Toward Consolidating Packet Switching Functions on Silicon

More information

Providing Flow Based Performance Guarantees for Buffered Crossbar Switches

Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Deng Pan Dept. of Electrical & Computer Engineering Florida International University Miami, Florida 33174, USA pand@fiu.edu Yuanyuan

More information

Scheduling Unsplittable Flows Using Parallel Switches

Scheduling Unsplittable Flows Using Parallel Switches Scheduling Unsplittable Flows Using Parallel Switches Saad Mneimneh, Kai-Yeung Siu Massachusetts Institute of Technology 77 Massachusetts Avenue Room -07, Cambridge, MA 039 Abstract We address the problem

More information

Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off

Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off Crossbar Crossbar - example Simple space-division switch Crosspoints can be turned on or off i n p u t s sessions: (,) (,) (,) (,) outputs Crossbar Advantages: simple to implement simple control flexible

More information

A Four-Terabit Single-Stage Packet Switch with Large. Round-Trip Time Support. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I.

A Four-Terabit Single-Stage Packet Switch with Large. Round-Trip Time Support. F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I. A Four-Terabit Single-Stage Packet Switch with Large Round-Trip Time Support F. Abel, C. Minkenberg, R. Luijten, M. Gusat, and I. Iliadis IBM Research, Zurich Research Laboratory, CH-8803 Ruschlikon, Switzerland

More information

Switch Fabric on a Reconfigurable Chip using an Accelerated Packet Placement Architecture

Switch Fabric on a Reconfigurable Chip using an Accelerated Packet Placement Architecture Switch Fabric on a Reconfigurable Chip using an Accelerated Packet Placement Architecture Brad Matthews epartment of Electrical and Computer Engineering The University of Tennessee Knoxville, TN 37996

More information

Performance Evaluation of High Speed Data Networks with Different Transmission Modes

Performance Evaluation of High Speed Data Networks with Different Transmission Modes Performance Evaluation of High Speed ata etwors with ifferent ransmission Modes Anu Chaudhary Associate Professor (I ept.) Ajay umar Garg Engineering College Ghaziabad (U.P) India ABSRAC In this paper,

More information

The Arbitration Problem

The Arbitration Problem HighPerform Switchingand TelecomCenterWorkshop:Sep outing ance t4, 97. EE84Y: Packet Switch Architectures Part II Load-balanced Switches ick McKeown Professor of Electrical Engineering and Computer Science,

More information

THE CAPACITY demand of the early generations of

THE CAPACITY demand of the early generations of IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 55, NO. 3, MARCH 2007 605 Resequencing Worst-Case Analysis for Parallel Buffered Packet Switches Ilias Iliadis, Senior Member, IEEE, and Wolfgang E. Denzel Abstract

More information

Efficient Multicast Support in Buffered Crossbars using Networks on Chip

Efficient Multicast Support in Buffered Crossbars using Networks on Chip Efficient Multicast Support in Buffered Crossbars using etworks on Chip Iria Varela Senin Lotfi Mhamdi Kees Goossens, Computer Engineering, Delft University of Technology, Delft, The etherlands XP Semiconductors,

More information

Switch Architecture for Efficient Transfer of High-Volume Data in Distributed Computing Environment

Switch Architecture for Efficient Transfer of High-Volume Data in Distributed Computing Environment Switch Architecture for Efficient Transfer of High-Volume Data in Distributed Computing Environment SANJEEV KUMAR, SENIOR MEMBER, IEEE AND ALVARO MUNOZ, STUDENT MEMBER, IEEE % Networking Research Lab,

More information

Router/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1

Router/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1 Router/switch architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etworks Design and Management - The Internet is a mesh of

More information

IV. PACKET SWITCH ARCHITECTURES

IV. PACKET SWITCH ARCHITECTURES IV. PACKET SWITCH ARCHITECTURES (a) General Concept - as packet arrives at switch, destination (and possibly source) field in packet header is used as index into routing tables specifying next switch in

More information

The GLIMPS Terabit Packet Switching Engine

The GLIMPS Terabit Packet Switching Engine February 2002 The GLIMPS Terabit Packet Switching Engine I. Elhanany, O. Beeri Terabit Packet Switching Challenges The ever-growing demand for additional bandwidth reflects on the increasing capacity requirements

More information

FUTURE communication networks are expected to support

FUTURE communication networks are expected to support 1146 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL 13, NO 5, OCTOBER 2005 A Scalable Approach to the Partition of QoS Requirements in Unicast and Multicast Ariel Orda, Senior Member, IEEE, and Alexander Sprintson,

More information

Performance Analysis of Cell Switching Management Scheme in Wireless Packet Communications

Performance Analysis of Cell Switching Management Scheme in Wireless Packet Communications Performance Analysis of Cell Switching Management Scheme in Wireless Packet Communications Jongho Bang Sirin Tekinay Nirwan Ansari New Jersey Center for Wireless Telecommunications Department of Electrical

More information

Router architectures: OQ and IQ switching

Router architectures: OQ and IQ switching Routers/switches architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etwork Design - The Internet is a mesh of routers core

More information

1 Architectures of Internet Switches and Routers

1 Architectures of Internet Switches and Routers 1 Architectures of Internet Switches and Routers Xin Li, Lotfi Mhamdi, Jing Liu, Konghong Pun, and Mounir Hamdi The Hong-Kong University of Science & Technology. {lixin,lotfi,liujing, konghong,hamdi}@cs.ust.hk

More information

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 3,900 6,000 20M Open access books available International authors and editors Downloads Our authors

More information

Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches

Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches 546 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 21, NO. 4, MAY 2003 Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches Paolo Giaccone, Member, IEEE, Balaji Prabhakar, Member,

More information

Int. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011)

Int. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011) Int J Advanced Networking and Applications 1194 ISA-Independent Scheduling Algorithm for Buffered Crossbar Switch Dr Kannan Balasubramanian Department of Computer Science, Mepco Schlenk Engineering College,

More information

206 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 16, NO. 1, FEBRUARY The RGA arbitration can also start from the output side like in DRR [13] and

206 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 16, NO. 1, FEBRUARY The RGA arbitration can also start from the output side like in DRR [13] and 206 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 16, NO. 1, FEBRUARY 2008 Matching From the First Iteration: An Iterative Switching Algorithm for an Input Queued Switch Saad Mneimneh Abstract An iterative

More information

Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch

Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology

More information

Chapter 1. Introduction

Chapter 1. Introduction Chapter 1 Introduction In a packet-switched network, packets are buffered when they cannot be processed or transmitted at the rate they arrive. There are three main reasons that a router, with generic

More information

Routers with a Single Stage of Buffering * Sigcomm Paper Number: 342, Total Pages: 14

Routers with a Single Stage of Buffering * Sigcomm Paper Number: 342, Total Pages: 14 Routers with a Single Stage of Buffering * Sigcomm Paper Number: 342, Total Pages: 14 Abstract -- Most high performance routers today use combined input and output queueing (CIOQ). The CIOQ router is also

More information

Insensitive Traffic Splitting in Data Networks

Insensitive Traffic Splitting in Data Networks Juha Leino and Jorma Virtamo. 2005. Insensitive traffic splitting in data networs. In: Proceedings of the 9th International Teletraffic Congress (ITC9). Beijing, China, 29 August 2 September 2005, pages

More information

Globecom. IEEE Conference and Exhibition. Copyright IEEE.

Globecom. IEEE Conference and Exhibition. Copyright IEEE. Title FTMS: an efficient multicast scheduling algorithm for feedbackbased two-stage switch Author(s) He, C; Hu, B; Yeung, LK Citation The 2012 IEEE Global Communications Conference (GLOBECOM 2012), Anaheim,

More information

Packet Switching Queuing Architecture: A Study

Packet Switching Queuing Architecture: A Study Packet Switching Queuing Architecture: A Study Shikhar Bahl 1, Rishabh Rai 2, Peeyush Chandra 3, Akash Garg 4 M.Tech, Department of ECE, Ajay Kumar Garg Engineering College, Ghaziabad, U.P., India 1,2,3

More information

High-Speed Cell-Level Path Allocation in a Three-Stage ATM Switch.

High-Speed Cell-Level Path Allocation in a Three-Stage ATM Switch. High-Speed Cell-Level Path Allocation in a Three-Stage ATM Switch. Martin Collier School of Electronic Engineering, Dublin City University, Glasnevin, Dublin 9, Ireland. email address: collierm@eeng.dcu.ie

More information

Adaptive Data Burst Assembly in OBS Networks

Adaptive Data Burst Assembly in OBS Networks Adaptive Data Burst Assembly in OBS Networks Mohamed A.Dawood 1, Mohamed Mahmoud 1, Moustafa H.Aly 1,2 1 Arab Academy for Science, Technology and Maritime Transport, Alexandria, Egypt 2 OSA Member muhamed.dawood@aast.edu,

More information

CSE 123A Computer Networks

CSE 123A Computer Networks CSE 123A Computer Networks Winter 2005 Lecture 8: IP Router Design Many portions courtesy Nick McKeown Overview Router basics Interconnection architecture Input Queuing Output Queuing Virtual output Queuing

More information

A Split-Central-Buffered Load-Balancing Clos-Network Switch with In-Order Forwarding

A Split-Central-Buffered Load-Balancing Clos-Network Switch with In-Order Forwarding A Split-Central-Buffered Load-Balancing Clos-Network Switch with In-Order Forwarding Oladele Theophilus Sule, Roberto Rojas-Cessa, Ziqian Dong, Chuan-Bi Lin, arxiv:8265v [csni] 3 Dec 28 Abstract We propose

More information

Precomputation Schemes for QoS Routing

Precomputation Schemes for QoS Routing 578 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 11, NO. 4, AUGUST 2003 Precomputation Schemes for QoS Routing Ariel Orda, Senior Member, IEEE, and Alexander Sprintson, Student Member, IEEE Abstract Precomputation-based

More information

FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues

FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues D.N. Serpanos and P.I. Antoniadis Department of Computer Science University of Crete Knossos Avenue

More information

Switching Using Parallel Input Output Queued Switches With No Speedup

Switching Using Parallel Input Output Queued Switches With No Speedup IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 10, NO. 5, OCTOBER 2002 653 Switching Using Parallel Input Output Queued Switches With No Speedup Saad Mneimneh, Vishal Sharma, Senior Member, IEEE, and Kai-Yeung

More information

Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers

Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers Yang Jiao and Ritesh Madan EE 384Y Final Project Stanford University Abstract This paper describes a switching scheme

More information

Lecture 16: Router Design

Lecture 16: Router Design Lecture 16: Router Design CSE 123: Computer Networks Alex C. Snoeren Eample courtesy Mike Freedman Lecture 16 Overview End-to-end lookup and forwarding example Router internals Buffering Scheduling 2 Example:

More information

WHITE PAPER. Latency & Jitter WHITE PAPER OVERVIEW

WHITE PAPER. Latency & Jitter WHITE PAPER OVERVIEW Latency & Jitter In Networking Performance Evaluation OVERVIEW Latency and jitter are two key measurement parameters when evaluating and benchmarking the performance of a network, system or device. Different

More information

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services Shared-Memory Combined -Crosspoint Buffered Packet Switch for Differentiated Services Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology

More information

A Partially Buffered Crossbar Packet Switching Architecture and its Scheduling

A Partially Buffered Crossbar Packet Switching Architecture and its Scheduling A Partially Buffered Crossbar Packet Switching Architecture and its Scheduling Lotfi Mhamdi Computer Engineering Laboratory TU Delft, The etherlands lotfi@ce.et.tudelft.nl Abstract The crossbar fabric

More information

Packet Switch Architectures Part 2

Packet Switch Architectures Part 2 Packet Switch Architectures Part Adopted from: Sigcomm 99 Tutorial, by Nick McKeown and Balaji Prabhakar, Stanford University Slides used with permission from authors. 999-000. All rights reserved by authors.

More information

On Scheduling Unicast and Multicast Traffic in High Speed Routers

On Scheduling Unicast and Multicast Traffic in High Speed Routers On Scheduling Unicast and Multicast Traffic in High Speed Routers Kwan-Wu Chin School of Electrical, Computer and Telecommunications Engineering University of Wollongong kwanwu@uow.edu.au Abstract Researchers

More information

Parallel Packet Switching using Multiplexors with Virtual Input Queues

Parallel Packet Switching using Multiplexors with Virtual Input Queues Parallel Packet Switching using Multiplexors with Virtual Input Queues Ahmed Aslam Kenneth J. Christensen Department of Computer Science and Engineering University of South Florida Tampa, Florida 33620

More information

An algorithm for Performance Analysis of Single-Source Acyclic graphs

An algorithm for Performance Analysis of Single-Source Acyclic graphs An algorithm for Performance Analysis of Single-Source Acyclic graphs Gabriele Mencagli September 26, 2011 In this document we face with the problem of exploiting the performance analysis of acyclic graphs

More information

Optical Packet Switching

Optical Packet Switching Optical Packet Switching DEISNet Gruppo Reti di Telecomunicazioni http://deisnet.deis.unibo.it WDM Optical Network Legacy Networks Edge Systems WDM Links λ 1 λ 2 λ 3 λ 4 Core Nodes 2 1 Wavelength Routing

More information

Using Traffic Models in Switch Scheduling

Using Traffic Models in Switch Scheduling I. Background Using Traffic Models in Switch Scheduling Hammad M. Saleem, Imran Q. Sayed {hsaleem, iqsayed}@stanford.edu Conventional scheduling algorithms use only the current virtual output queue (VOQ)

More information

Unit 2 Packet Switching Networks - II

Unit 2 Packet Switching Networks - II Unit 2 Packet Switching Networks - II Dijkstra Algorithm: Finding shortest path Algorithm for finding shortest paths N: set of nodes for which shortest path already found Initialization: (Start with source

More information

Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch

Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Neda Beheshti, Nick Mckeown Stanford University Abstract In all internet routers buffers are needed to hold packets during times of congestion.

More information

Analyzing CIOQ Routers with Localized Memories

Analyzing CIOQ Routers with Localized Memories Chapter 4: Analyzing CIOQ Routers with Localized Memories Feb 2008, Bombay, India Contents 4.1 Introduction... 89 4.1.1 A Note to the Reader... 92 4.1.2 Methodology... 92 4.2 Architecture of a Crossbar-based

More information

ANALYSIS OF THE CORRELATION BETWEEN PACKET LOSS AND NETWORK DELAY AND THEIR IMPACT IN THE PERFORMANCE OF SURGICAL TRAINING APPLICATIONS

ANALYSIS OF THE CORRELATION BETWEEN PACKET LOSS AND NETWORK DELAY AND THEIR IMPACT IN THE PERFORMANCE OF SURGICAL TRAINING APPLICATIONS ANALYSIS OF THE CORRELATION BETWEEN PACKET LOSS AND NETWORK DELAY AND THEIR IMPACT IN THE PERFORMANCE OF SURGICAL TRAINING APPLICATIONS JUAN CARLOS ARAGON SUMMIT STANFORD UNIVERSITY TABLE OF CONTENTS 1.

More information

Routing, Routers, Switching Fabrics

Routing, Routers, Switching Fabrics Routing, Routers, Switching Fabrics Outline Link state routing Link weights Router Design / Switching Fabrics CS 640 1 Link State Routing Summary One of the oldest algorithm for routing Finds SP by developing

More information

The War Between Mice and Elephants

The War Between Mice and Elephants The War Between Mice and Elephants Liang Guo and Ibrahim Matta Computer Science Department Boston University 9th IEEE International Conference on Network Protocols (ICNP),, Riverside, CA, November 2001.

More information

Scheduling Algorithms for Input-Queued Cell Switches. Nicholas William McKeown

Scheduling Algorithms for Input-Queued Cell Switches. Nicholas William McKeown Scheduling Algorithms for Input-Queued Cell Switches by Nicholas William McKeown B.Eng (University of Leeds) 1986 M.S. (University of California at Berkeley) 1992 A thesis submitted in partial satisfaction

More information

Fundamental Complexity of Optical Systems

Fundamental Complexity of Optical Systems Fundamental Complexity of Optical Systems Hadas Kogan, Isaac Keslassy Department of Electrical Engineering echnion - Israel Institute of echnology Haifa 32000, Israel {rhadas@tx,isaac@ee}.technion.ac.il

More information

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router Scheduling algorithms Scheduling Andrea Bianco Telecommunication Network Group firstname.lastname@polito.it http://www.telematica.polito.it/ Scheduling: choose a packet to transmit over a link among all

More information

THE LOAD-BALANCED ROUTER

THE LOAD-BALANCED ROUTER THE LOAD-BALACED ROUTER a dissertation submitted to the department of electrical engineering and the committee on graduate studies of stanford university in partial fulfillment of the requirements for

More information

Design of an Optical Packet Switch for Real-Time. applications.

Design of an Optical Packet Switch for Real-Time. applications. Design of an Optical Pacet Switch for Real-Time Applications Jaemyoun Lee, Juyoung Par, Kyung-Joon Par, and Kyungtae Kang Department of Computer Science and Engineering, Hanyang University, Korea Email:

More information

CHAPTER 3 EFFECTIVE ADMISSION CONTROL MECHANISM IN WIRELESS MESH NETWORKS

CHAPTER 3 EFFECTIVE ADMISSION CONTROL MECHANISM IN WIRELESS MESH NETWORKS 28 CHAPTER 3 EFFECTIVE ADMISSION CONTROL MECHANISM IN WIRELESS MESH NETWORKS Introduction Measurement-based scheme, that constantly monitors the network, will incorporate the current network state in the

More information

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks X. Yuan, R. Melhem and R. Gupta Department of Computer Science University of Pittsburgh Pittsburgh, PA 156 fxyuan,

More information

A Modification to RED AQM for CIOQ Switches

A Modification to RED AQM for CIOQ Switches A Modification to RED AQM for CIOQ Switches Jay Kumar Sundararajan, Fang Zhao, Pamela Youssef-Massaad, Muriel Médard {jaykumar, zhaof, pmassaad, medard}@mit.edu Laboratory for Information and Decision

More information

Stability in ATM Networks. network.

Stability in ATM Networks. network. Stability in ATM Networks. Chengzhi Li, Amitava Raha y, and Wei Zhao Abstract In this paper, we address the issues of stability in ATM networks. A network is stable if and only if all the packets have

More information

K-Selector-Based Dispatching Algorithm for Clos-Network Switches

K-Selector-Based Dispatching Algorithm for Clos-Network Switches K-Selector-Based Dispatching Algorithm for Clos-Network Switches Mei Yang, Mayauna McCullough, Yingtao Jiang, and Jun Zheng Department of Electrical and Computer Engineering, University of Nevada Las Vegas,

More information

The Encoding Complexity of Network Coding

The Encoding Complexity of Network Coding The Encoding Complexity of Network Coding Michael Langberg Alexander Sprintson Jehoshua Bruck California Institute of Technology Email: mikel,spalex,bruck @caltech.edu Abstract In the multicast network

More information

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004 Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004 Presentation Outline Motivation Avi s Black Box Black Box: Load Balance Switch Conclusion

More information

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services Shared-Memory Combined -Crosspoint Buffered Packet Switch for Differentiated Services Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology

More information

F cepted as an approach to achieve high switching efficiency

F cepted as an approach to achieve high switching efficiency The Dual Round Robin Matching Switch with Exhaustive Service Yihan Li, Shivendra Panwar, H. Jonathan Chao AbsrmcrVirtual Output Queuing is widely used by fixedlength highspeed switches to overcome headofline

More information

THERE has been much interest recently in a class of. The Interleaved Matching Switch Architecture

THERE has been much interest recently in a class of. The Interleaved Matching Switch Architecture IEEE TRASACTIOS O COMMUICATIOS, VOL. 57, O., DECEMBER 009 The Interleaved Matching Switch Architecture Bill Lin, Member, IEEE, and Isaac Keslassy, Member, IEEE. Abstract Operators need routers to provide

More information

Scheduling Algorithms to Minimize Session Delays

Scheduling Algorithms to Minimize Session Delays Scheduling Algorithms to Minimize Session Delays Nandita Dukkipati and David Gutierrez A Motivation I INTRODUCTION TCP flows constitute the majority of the traffic volume in the Internet today Most of

More information

Journal of Electronics and Communication Engineering & Technology (JECET)

Journal of Electronics and Communication Engineering & Technology (JECET) Journal of Electronics and Communication Engineering & Technology (JECET) JECET I A E M E Journal of Electronics and Communication Engineering & Technology (JECET)ISSN ISSN 2347-4181 (Print) ISSN 2347-419X

More information

Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch *

Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch * Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch * K. J. Christensen Department of Computer Science and Engineering University of South Florida Tampa, FL 3360 Abstract - Input-buffered

More information

Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions

Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions Anuj Kumar, Rabi N. Mahapatra Texas A&M University, College Station, U.S.A Email: {anujk, rabi}@cs.tamu.edu

More information

Max-Min Fair Bandwidth Allocation Algorithms for Packet Switches

Max-Min Fair Bandwidth Allocation Algorithms for Packet Switches Max-Min Fair Bandwidth Allocation Algorithms for Pacet Switches Deng Pan Dept. of Computer Science State University of New Yor Stony Broo, NY 794, USA Yuanyuan Yang Dept. of Electrical & Computer Engineering

More information

CHAPTER 5 PROPAGATION DELAY

CHAPTER 5 PROPAGATION DELAY 98 CHAPTER 5 PROPAGATION DELAY Underwater wireless sensor networks deployed of sensor nodes with sensing, forwarding and processing abilities that operate in underwater. In this environment brought challenges,

More information

Chapter 1 Introduction

Chapter 1 Introduction Emerging multimedia, high-speed data, and imaging applications are generating a demand for public networks to be able to multiplex and switch simultaneously a wide spectrum of data rates. These networks

More information

(Preliminary Version 2 ) Jai-Hoon Kim Nitin H. Vaidya. Department of Computer Science. Texas A&M University. College Station, TX

(Preliminary Version 2 ) Jai-Hoon Kim Nitin H. Vaidya. Department of Computer Science. Texas A&M University. College Station, TX Towards an Adaptive Distributed Shared Memory (Preliminary Version ) Jai-Hoon Kim Nitin H. Vaidya Department of Computer Science Texas A&M University College Station, TX 77843-3 E-mail: fjhkim,vaidyag@cs.tamu.edu

More information

SCHEDULING REAL-TIME MESSAGES IN PACKET-SWITCHED NETWORKS IAN RAMSAY PHILP. B.S., University of North Carolina at Chapel Hill, 1988

SCHEDULING REAL-TIME MESSAGES IN PACKET-SWITCHED NETWORKS IAN RAMSAY PHILP. B.S., University of North Carolina at Chapel Hill, 1988 SCHEDULING REAL-TIME MESSAGES IN PACKET-SWITCHED NETWORKS BY IAN RAMSAY PHILP B.S., University of North Carolina at Chapel Hill, 1988 M.S., University of Florida, 1990 THESIS Submitted in partial fulllment

More information

CS 344/444 Computer Network Fundamentals Final Exam Solutions Spring 2007

CS 344/444 Computer Network Fundamentals Final Exam Solutions Spring 2007 CS 344/444 Computer Network Fundamentals Final Exam Solutions Spring 2007 Question 344 Points 444 Points Score 1 10 10 2 10 10 3 20 20 4 20 10 5 20 20 6 20 10 7-20 Total: 100 100 Instructions: 1. Question

More information

048866: Packet Switch Architectures

048866: Packet Switch Architectures 048866: Packet Switch Architectures Output-Queued Switches Deterministic Queueing Analysis Fairness and Delay Guarantees Dr. Isaac Keslassy Electrical Engineering, Technion isaac@ee.technion.ac.il http://comnet.technion.ac.il/~isaac/

More information

PERFORMANCE OF A THREE-STAGE BANYAN-BASED ARCHITECTURE WITH INPUT AND OUTPUT BUFFERS FOR LARGE FAST PACKET SWITCHES

PERFORMANCE OF A THREE-STAGE BANYAN-BASED ARCHITECTURE WITH INPUT AND OUTPUT BUFFERS FOR LARGE FAST PACKET SWITCHES I PERFORMANCE OF A THREE-STAGE BANYAN-BASED ARCHITECTURE WITH INPUT AND OUTPUT BUFFERS FOR LARGE FAST PACKET SWITCHES Fabio M. Chiussi and Fouad A. Tobagi Technical Report No. CSL-TR-93-573 June 1993 This

More information

NEW STABILITY RESULTS FOR ADVERSARIAL QUEUING

NEW STABILITY RESULTS FOR ADVERSARIAL QUEUING NEW STABILITY RESULTS FOR ADVERSARIAL QUEUING ZVI LOTKER, BOAZ PATT-SHAMIR, AND ADI ROSÉN Abstract. We consider the model of adversarial queuing theory for packet networks introduced by Borodin et al.

More information

Packetisation in Optical Packet Switch Fabrics using adaptive timeout values

Packetisation in Optical Packet Switch Fabrics using adaptive timeout values Packetisation in Optical Packet Switch Fabrics using adaptive timeout values Brian B. Mortensen COM DTU Technical University of Denmark DK-28 Kgs. Lyngby Email: bbm@com.dtu.dk Abstract Hybrid electro-optical

More information

Resource Sharing for QoS in Agile All Photonic Networks

Resource Sharing for QoS in Agile All Photonic Networks Resource Sharing for QoS in Agile All Photonic Networks Anton Vinokurov, Xiao Liu, Lorne G Mason Department of Electrical and Computer Engineering, McGill University, Montreal, Canada, H3A 2A7 E-mail:

More information

CFSB: A Load Balanced Switch Architecture with O (1) Complexity

CFSB: A Load Balanced Switch Architecture with O (1) Complexity 200 3rd International Conference on Computer and Electrical Engineering (ICCEE 200) IPCSIT vol. 53 (202) (202) IACSIT Press, Singapore DOI: 0.7763/IPCSIT.202.V53.No..02 CFSB: A Load Balanced Switch Architecture

More information

Generalized Burst Assembly and Scheduling Techniques for QoS Support in Optical Burst-Switched Networks

Generalized Burst Assembly and Scheduling Techniques for QoS Support in Optical Burst-Switched Networks Generalized Assembly and cheduling Techniques for Qo upport in Optical -witched Networks Vinod M. Vokkarane, Qiong Zhang, Jason P. Jue, and Biao Chen Department of Computer cience, The University of Texas

More information

Stop-and-Go Service Using Hierarchical Round Robin

Stop-and-Go Service Using Hierarchical Round Robin Stop-and-Go Service Using Hierarchical Round Robin S. Keshav AT&T Bell Laboratories 600 Mountain Avenue, Murray Hill, NJ 07974, USA keshav@research.att.com Abstract The Stop-and-Go service discipline allows

More information

Routers with a Single Stage of Buffering *

Routers with a Single Stage of Buffering * Routers with a Single Stage of Buffering * Sundar Iyer, Rui Zhang, Nick McKeown Computer Systems Laboratory, Stanford University, Ph: (650)-725 9077, Fax: (650)-725 6949 Stanford, CA 94305-9030 {sundaes,

More information

Credit-Based Fair Queueing (CBFQ) K. T. Chan, B. Bensaou and D.H.K. Tsang. Department of Electrical & Electronic Engineering

Credit-Based Fair Queueing (CBFQ) K. T. Chan, B. Bensaou and D.H.K. Tsang. Department of Electrical & Electronic Engineering Credit-Based Fair Queueing (CBFQ) K. T. Chan, B. Bensaou and D.H.K. Tsang Department of Electrical & Electronic Engineering Hong Kong University of Science & Technology Clear Water Bay, Kowloon, Hong Kong

More information

Matrix Unit Cell Scheduler (MUCS) for. Input-Buered ATM Switches. Haoran Duan, John W. Lockwood, and Sung Mo Kang

Matrix Unit Cell Scheduler (MUCS) for. Input-Buered ATM Switches. Haoran Duan, John W. Lockwood, and Sung Mo Kang Matrix Unit Cell Scheduler (MUCS) for Input-Buered ATM Switches Haoran Duan, John W. Lockwood, and Sung Mo Kang University of Illinois at Urbana{Champaign Department of Electrical and Computer Engineering

More information