Integration of Look-Ahead Multicast and Unicast Scheduling for Input-Queued Cell Switches

Size: px
Start display at page:

Download "Integration of Look-Ahead Multicast and Unicast Scheduling for Input-Queued Cell Switches"

Transcription

1 22 3th nternational Conference on High Performance Switching and Routing ntegration of Look-Ahead Multicast and Unicast Scheduling for nput-queued Cell Switches Hao Yu, Member,, Sarah Ruepp, Member,, Michael S. Berger, Member,, and Lars Dittmann, Member, Abstract-This paper presents an integration of multicast and unicast traffic scheduling algorithms for input-queued cell switches. The multi-level round-robin multicast scheduling (ML RRMS) algorithm with the look-ahead (LA) mechanism provides a highly scalable architecture and is able to reduce the head-ofline (HOL) blocking problem that the weight-based algorithm (WBA) suffers from. Leveraging the FLter & Merge (FLM) scheme, multicast and unicast traffic are independently scheduled based on their requests. Decisions are integrated following a specific policy. Remainder is looped back to the filtering module that filters out the conflicting requests to ensure fairness. Simulation results show that comparing with the scheme using WBA for the multicast scheduling, the scheme proposed in this paper reduces the HOL blocking problem for multicast traffic and provides a significant improvement in terms of latency. ndex Terms-Multicast, unicast, integrated scheduling, inputqueued switch.. NTRODUCTON VN though the vast majority of network traffic today consists of unicast connections, multicast will become widely used as video applications turn popular in the nextgeneration communication networks, where the bandwidth of the access network is no longer the bottleneck. Thus, integrating multicast and unicast scheduling into a single switching system becomes necessary because it provides network operators with simplicity and flexibility in terms of network infrastructure and management. n terms of buffer allocation, switch architectures are usually categorized into several queuing mechanisms. The nput Queuing (Q) mechanism is accepted for large-scale switch designs due to its high scalability but can suffer from the head-ofline (HOL) blocking problem []. The Output Queuing (OQ) avoids the HOL blocking by increasing the output buffer speed by a factor of N, the number of input/output ports. This results in a poor scalability that limits the applications of the OQ mechanism. Similar to the OQ mechanism, the shared-buffer mechanism can also avoid the HOL blocking by speeding up the buffer speed, which makes it hard to scale up the switch size. By maintaining a separate queue for packets bound for the same the output port, Virtual Output Queuing (VOQ) eliminates the HOL blocking for unicast traffic at the cost of the increase of number of input buffers. Based on the VOQ architecture, several unicast scheduling algorithms have been This work was supported in part by the Danish Advanced Technology Foundation in the project The Road to Gigabit thernet. H. Yu. S. Ruepp, M. S. Berger, and L. Dittmann are with the Department of Photonics ngineering, Technical University of Denmark, Kgs. Lyngby, Denmark; {haoyu.srru.msbe.ladit}@fotonik.dtu.dk proposed to provide efficient scheduling performance, such as PM [2] and islp [3]. When the VOQ architecture to multicast traffic is applied to avoid multicast HOL blocking, a separate queue must be maintained for each possible destination combination, resulting in 2 N - queues for multicast per input port. The exponential increase of the number of multicast queues per input as the switch size grows strongly limits the integration of unicast and multicast. To tackle this problem, several schemes using reduced number of multicast queues are proposed [4], [5]. TATRA [4] provides a good scheduling performance but the complexity is too high for practical implementations. WBA [4] is proposed as a replacement to TATRA due to its low implementation complexity but it can suffer from the HOL blocking due to the algorithm only operates on the HOL cells in the queues. Using k ( < k < 2 N - ) multiple queues to schedule multicast traffic, the k-mc-voq [5] can alleviate the HOL blocking. However, a cell dispatching scheme, determining which queue the incoming cell should be forwarded to, needs to be carefully designed. f the dispatching scheme is based on the multicast fan-out information, each arriving cell has to be speculated before entering the queues, which can limit the throughput. The FFOMS [6] and the CMF [7] utilize the VOQ architecture to schedule multicast traffic. nstead of assigning a separate queue to each combination of N destinations, only N queues are allocated for each input port. Up to N address tokens are generated for each arriving cell, each of which is stored in the a queue corresponding to a destination. The arrived multicast cell is stored in a memory pool and is linked by its address tokens. Based on the scheduling decisions from the scheduling algorithms executed on the address tokens, the multicast cell is sent and is removed from the memory until all its destinations are reached. The FFOMS and CMF are able to achieve low latency and high throughput, but the bottlenecks of the architecture can hinder its scalability. However, the hardware complexity of the address token generator can be O(N), since up to N tokens are generated for each arriving cell, and the address token generating rate is required to be N times the cell arrival rate due to that multiple tokens are generated for each arriving cell within one cell transmission time. Besides, this architecture requires a complex buffer management mechanism to send a multicast cell using the link address in an address token because the actual cell to be sent is not always the HOL cell. n addition, the number of token queues in total is N2, which can be a obstacle for the /2/$

2 switch to scale up to hundreds or even thousands of ports. To design an integrated scheduling algorithm for both unicast and multicast in a high-speed data rate environment, a low-complexity architecture with high-performance scheduling integration is required. An input-queued integrated switch using N FFO queues for unicast and k FFO queues for multicast traffic ("N + k") is proposed in [8] and % throughput is achieved. However, the design is based on a load-balance policy [9], where each incoming multicast cell must be investigated by the switch to acquire the destination vector, which can bottleneck the scalability. Using a single queue to store the multicast cells and the VOQ architecture to handle the unicast is thus considered potentially practical for a unicast and multicast integrated scheduling system. n [] and [], the "N + " architecture is applied, where only one FFO queue is installed for multicast and N queues for unicast. islp is used for the unicast scheduler and WBA for multicast. However, the HOL blocking problem of WBA is not addressed, resulting in a reduced performance for the multicast scheduling. The multi-level round-robin multicast scheduling (MLRRMS) [2], [3] uses one FFO queue to store the incoming multicast cells, and to reduce the potential HOL blocking, the look-ahead (LA) algorithm is used to search for any potentially blocked multicast cells to send. Analysis and simulations show that by enabling the scheduling system to be capable of looking one cell stored further in the queues, the maximum performance gain is reached compared to the added complexity. Thus, this paper investigates into an "N + " unicast and multicast integration scheme, where MLRRMS is used in the architecture for multicast and islp for unicast. The remaining parts of this paper is constructed as follows. Section presents the reference architecture of the integrated scheduling system. Section describes the integrated scheduling scheme in details. Section V analyzes the simulation results under different scenarios. At last, Section V concludes the paper.. NTGRATD S YSTM ARCHTCTUR The system architecture is shown in Fig.. The integrated scheduler contains unicast and multicast schedulers, both running independently. The switch is assumed to have equal number of input and output ports due to the fact that an input and an output port usually reside in pair on the same line card. Fixed-size packets, cells, are used in the system due to the fact that fixed-size switching technology is able to achieve high switching efficiency. Therefore time is divided into cell times, which is the transmission duration of a cell. ach input has N + first-in-first-out (FFO) queues, where N queues are for unicast traffic in a VOQ architecture and for the multicast traffic. A queue is denoted as,j, :::; i :::; N -, :::; j :::; N.,j, :::; j :::; N -, Vi, are used in the unicast VOQs and store unicast cells bound for output j. Q i,n is the queue that stores multicast cells. A cell position pointer, p, is used to indicate the cell position in the multicast queue, where the HOL cell has p O. n one cell time, an input can only send at most one cell to the switch core and an output can only receive at most one cell from the switch core. f more than Fig.. r l r l Unicast scheduler Multicast scheduler -. ' i : ntegrated scheduler, LJ, i-o a i-] a > u." : j-n -,..J!l'l Multicast FFO r , j-o j- j-2 j-n-] r l : j-n :.j.qgl Multicast FFO r System architecture of the uni-multicast integrated switch. one cells are bound for an output within a cell time, an output contention is occurred and only one cell can be scheduled for transmission according to the scheduling algorithm with other cells left to be scheduled in the next cell time. t is also assumed that the switch core has a intrinsic multicastlbroadcast capability, e.g. a crossbar fabric. A unicast cell arriving at input i and bound for output j is inserted into,j. A multicast cell arriving input i is stored in,n and is characterized by its fan-out set, i.e. the set of the output ports for which the cell is bound. The fan-out set is represented by an-bit fan-out vector, denoted as bi,j, where i and j are the input and output index, respectively. bi,j indicates that the multicast cell arriving at input i should be sent to outputj, else bi,j o. Fan-out splitting [4] is considered and applied so that copies of multicast cells can be delivered to output ports over any number of cell times. Unless all the destinations in the fan-out set are reached, the cell will not be removed but remain in the queue. A multicast scheduler makes scheduling decisions prior to each cell time and grants cell transmissions accordingly.. NTGRATON OF LOOK-AHAD MULTCAST AND UNCA ST SCHDULNG A. ntegrated scheduling framework Before each cell time, multicast and unicast requests are transmitted to the scheduling system in parallel as shown in Fig. 2. A request filter module filters out some of the 6

3 Look-ahead notification decisions Me-FFO i Multicast requests Fig. 2. VOQ Unicast requests Multicast scheduer Multicast t Request Filter Unicast scheduler decisions Remainder Unicast i ntegration ntegrated decisions llustration of unicast and multicast scheduling integration. requests based on the feedback information from the integration module. The filtered requests are passed to the unicast and multicast schedulers that run independently in a parallel fashion. Scheduling decisions from both schedulers are read by the integration module and combined together to form the integrated decision. Due to the independency, scheduling decisions of unicast and multicast may overlap on some output ports, which cause output contention. The integration module solves this problem by leaving a remainder to the request filter each scheduling round so that the filter only passes the requests that are from the unreserved inputs in the remainder and will not compete the output ports with the remainder. The parallel scheduling characteristic of such a framework allows the system to provide different scheduling features based on different filtering and integration policies. Different from the framework presented in [], the look-ahead mechanism [2] is added as part of the scheduling process. Only when idle outputs are found in the scheduling decisions, will the multicast scheduler ask for the fan-out information of the cells stored further in the multicast FFO (Me-FFO) queue, if the maximum look-ahead depth is not reached. B. ntegration policy As the scheduling decisions made by the multicast and the unicast scheduler are independent, overlapping on the reservation of output ports are very likely to happen. A multicast cell is usually bound for several output ports, meaning that it generate more traffic on the outputs than what is received on the inputs. Since fan-out splitting is applied, a multicast cell will remain the FFO queue until all it is served to all its destinations. This makes multicast traffic more sensitive to scheduling decisions than the unicast traffic stored in the VOQs. t is therefore reasonable to choose an integration policy that gives strict priority to multicast over unicast []. f the mutlicastlunicast scheduling decisions and the remainder of time slot n are described in N x N matrices Mn, un and Rn respectively, where Mij,Uij {,}, < i,j < N, the integration policy can be formulated as follows: f l'vr;,y cj,. f U;,j cj, R,j, U;,j, 'Vj 2. And if Uiy cj, R'i,y, Ury, 'Vi where l'vlrj indicates the multicast cell in input queue i should be copied and sent to output j, and Urj means the unicast cell in VOQ j of input i should be sent to output j. An o Multicast decision / MultlCast dccslon ntegration / Q Unicast decision / Q Umcast dccslon Rcmamdcr Fig. 3. xample of integration of multicast and unicast scheduling decisions. example where N 6 is of the integration process is shown in Fig. 3. The multicast decision is fully served because it has the higher priority than the unicast. Since column 3 and 4 of the multicast decision matrix are zero, the unicast decision matrix has an opportunity to have column 3 and 4 integrated into the final decision matrix. The unserved columns of the unicast decision matrix, i.e. column,, and 5, form the remainder of the integration round. C. Filtering policy As shown in Fig. 2, the remainder generated by the integration module is sent back to the request filter module used as a mask to filter out the requests that are in conflict with the remainder. The remainder should be served by the scheduler with a priority over the scheduling decisions of the current time slot, meaning that either multicast or unicast scheduling decisions in conflict with the remainder should be filtered out. By conflicting, it means that the new decisions contain either the inputs or the outputs included in the remainder. Using the notations described previously in Section -B, the filtering policy can be formulated as follows: f R, l cj,. M;,j, 'Vj and Mry, 'Vi, 'Vi 2. U;,j, 'Vj and Ury D. ntegrated scheduling scheme Scheduling algorithms are run independently on the multicast and the unicast schedulers. Multi-level round-robin multicast scheduling (MLRRMS) [3] first schedules on the HOL cells in the multicast FFO queues. f any idle output is found in the decisions, the fan-out requests of the cells behind filtered by the request filter according to the filtering policy are taken into scheduling process in the next iteration. This process continues until either the maximum look-ahead depth is reach or all cells in the queues are examined, or no idle outputs are found in the decisions. To allow the scheduling system to look ahead into the multicast queue without limit can eliminate the multicast HOL blocking but this is impractical to implement. 6

4 To control the complexity, the maximum look-ahead depth that is the maximum number of multicast cells examined by the scheduler further in the queues is defined. Results in [2] show that for uniform fan-out distribution by allowing the scheduler to look cell stored further in the queues, the switch can achieve a maximum improvement-to-complexity ratio. ither islp [3] or PM [2], which uses the VOQ architecture, needs multiple iterations to gain performance improvement. Simulation results show that the number of iterations needed for islp to converge is approximately log2 N, similar to PM [3]. Since the multicast scheduling decisions have a higher priority than the unicast scheduling decisions in the integration phase, the whole unicast scheduling decisions can be left as the remainder in an extreme case. Then in the next time slot ' the remainder is guaranteed to be served, achieving fairness. V. SMULATON PRFORMANC The proposed integration scheme with islp used for unicast scheduling and MLRRMS [3] for multicast scheduling algorithm is evaluated and compared with the integration scheme using islp and WBA [] by simulations carried out in OPNT modeler [5]. The simulated system is assumed to be an 32 x 32 input-queued switch with infinite buffers. The unicast scheduler uses islp with 5 iterations so that unicast scheduling The duration of each simulation is million cell times. The Bernoulli process and the bursty process, or Correlated Arrival Process, are used to generate cells for each input, respectively. For the Bernoulli process, each input receives a cell with a probability of p, which is equal to the arrival rate. For the bursty process, there are two states, busy and idle. Cells are generated only in the busy state. The process stays in each state for a random number of cell times following the geometric distribution with mean values of [B] and [], respectively. The arrival rate is calculated as p [B]/([B] + []). ach cell has a probability a of being a multicast cell. The fan-out of the multicast set, i.e. the number of destinations that the cell is bound for, is uniformly distributed between 2 to N, and the average fan-out thus becomes P 2 N. A unicast cell is uniformly bound for each output. The output load, A, that both traffic generate on the switch is thus: A p [ap + ( - a) l, (::; A ::; ) () and we define the fraction of the multicast load in the total output load to be: (3 pap pap + p( - a) Combining C!:... and q. 2, we have the output load A as a function of p, P, and (3: AP [ - ( - p-l)(3 (2) (::; A ::; ) (3) When (3, only unicast is contributing to the output load and A p. When (3, only multicast traffic exists and the output load becomes A pp. a; T ;:::r:: ;-r- --'-r- -rzjm o a; c..> Fig. 4. Average delay vs. output load (Al for the proposed integration scheme, f3.5 Fig. 4 compares the average delay between the unicast and the multicast traffic under two traffic models when the proposed integration is applied. The fraction of the multicast output load, (3, is set to.5. The maximum look-ahead depth, L, is set to, meaning that the switch can examine 2 cells in the queues within cell time. Under the Bernoulli process, the multicast traffic has slightly lower average delay than the unicast traffic until the output load reaches.9. The multicast average delay is calculated as the time it takes to send the multicast cell to reach all its destinations. Therefore multicast cells can stay in the queue for a longer period than unicast traffic. When the switch output load is higher than.9, a decreased average delay of the multicast traffic is observed since the integration policy gives the highest priority to the multicast traffic. Under the bursty process, the multicast average delay is significantly lower than the unicast delay because of the the integration policy. Fig. 5 shows the comparisons between the proposed integration scheme and the Fair ntegration (F) [] that uses WBA for multicast scheduling under two traffic processes. The proposed integration scheme uses MLRRMS for the multicast scheduler and by looking up to one cell stored further in the multicast FFO queues, the multicast delay is reduced significantly under high output load. Using MLRRMS to schedule multicast causes an increased delay to the unicast traffic under high output loads. This is due to that the lookahead mechanism of the MLRRMS can reduce the multicast HOL blocking, leaving fewer outputs for the unicast traffic comparing to the WBA. Fig. 6 compares the average delay of unicast traffic under the F and the proposed integration scheme with maximum look-ahead depth L and 2 under both Bernoulli and bursty processes. As the L increases, we can observe an increase of the unicast delay. This is due to that multicast scheduler grants more transmission opportunities to the multicast traffic and following the multicast-first policy, more unicast decisions are left for the next time slot. However, if the L is limited to, the unicast average delay is not significantly increased. Fig. 7 presents the multicast average delay comparisons 62

5 en (J) gj (a) Bernoulli tratlic (a) Bernoulli tratlic en en (J) (J) (b) Bursty traffic (b) Bursty tratlic Fig. 5. Average delay vs. output load (oa) for the proposed integration scheme and the Fair ntegration,f3.5 Fig. 6. Unicast average delay vs. output load (oa) for the proposed integration scheme and the Fair ntegration,f3.5 under the F and the proposed integration scheme with max imum look-ahead depth L and 2. t can be observed that the multicast average delay decreases as the L increases from to 2, especially obvious when the output load is high. We can see that the improvement gained on the increase of L in comparison with the complexity added to the switch (improved performance/increase complexity) is the largest under both traffic models when L. This allows us to design an integrated scheduling system with limited hardware implementation complexity. stored in the queues, MLRRMS reduces the HOL blocking problem for the multicast traffic. At most, two iterations are required by the multicast scheduler before it generates the decisions. This can align with the iterative islp to provide significant improvements on both traffic. Simulation results demonstrate that the proposed scheme outperforms the scheme that uses WBA in terms of switching latency, under both Bernoulli traffic process and bursty traffic process. V. CONCLUSON This paper proposes a integration scheme of VOQ unicast and the multi-level round-robin multicast scheduling (MLR RMS) that reduces the potential multicast HOL blocking prob lem. Unicast and multicast traffic are scheduled independently. Scheduling decisions are integrated following a multicast-first policy. During the integration, some decisions are left for the next cell time, which is called remainder. The remainder is looped back to the filtering function to ensure it is served in the next cell time. By allowing the switch to look one cell further 63 RFRNCS [] M. Karol,M. Hluchyj, and S. Morgan, "nput versus output queueing on a space-division packet switch," Trans. on Commun., vol. 35, no. 2,pp ,987. [2] T. Anderson, S. Owick,. Saxe, and C. Thacher, "High-speed switch scheduling for local-area networks," ACM Trans. on Net., vol., no. 4,pp ,993. [3] N. McKeown, "The islp scheduling algorithm for input-queued switches," ACM Trans. on Net., vol. 7,no. 2,Apr [4] B. Prabhakar, N. McKeown, and R. Ahuja, "Multicast scheduling for input-queued switches,". Sel. Areas Commun., vol. 5, no. 5, Jun [5] A. Bianco,P. Giaccone,C. Piglione,and S. Sessa,"Practical algorithms for multicast support in input queued switches," in nti. Can! on High Performance Switching and Routing, 26,pp

6 ., "" (a) Bernoulli tratlic " " "" (b) Bursty tratlic Fig. 7. Multicast average delay vs. output load (A) for the proposed integration scheme and the Fair ntegration, f3.5 [6] D. Pan and Y. Yang, "FFO-based multicast scheduling algorithm for virtual output queued packet switches," Trans. on Comput., vol. 54, no., pp ,25. [7] --, "Bandwidth guaranteed multicast scheulding for virtual output queued packet switches,". of Parall. and Distributed Comput., vol. 69, no. 2, pp , 29. [8] W. Zhu and M. Song, "ntegration of unicast and multicast scheduling in input-queued packet switches," Computer Networks, vol. 5, no. 5, pp , 26. [9] A. Bianco, P. Giaccone,. Leonardi, F. N eri, and C. Pigione, "On the number of input queues to etliciently support multicast tratlic in input queued switches," in nt. Can! on High Performance Switching and Routing, 23, pp. -6. []. Schiattarella and C. Minkenberg, "Fair integrated scheduling of unicast and multicast tratlic in an input-queued switch," in nt. Can! on Commun., vol , Jun. 26. [] Q. Zhang, A. Marshall, and R. Woods, "A traffic manager for integrated queuing and scheduling of unicast and multicast P traffic," in nt. Can! on Telecom., Jul. 29, pp [2] H. Yu, S. Ruepp, and M. S. Berger, "nhanced fifo based roundrobin multicast scheduling algorithm for input -queued switches," lt Commun., vol. 5, no. 8, May 2. [3] --, "Multi-level round-robin multicast scheduling with look-ahead mechanism," in nti. Can! on Commun., Jun. 2. [4] J. Hayes, R. Breault, and M. Mehmet-Ali, "Performance analysis of a multicast switch," Trans. on Commun., vol. 39, pp , 99. [5] OPNT Modeler, 22. [Online]. Available: 64

On Scheduling Unicast and Multicast Traffic in High Speed Routers

On Scheduling Unicast and Multicast Traffic in High Speed Routers On Scheduling Unicast and Multicast Traffic in High Speed Routers Kwan-Wu Chin School of Electrical, Computer and Telecommunications Engineering University of Wollongong kwanwu@uow.edu.au Abstract Researchers

More information

Scalable Schedulers for High-Performance Switches

Scalable Schedulers for High-Performance Switches Scalable Schedulers for High-Performance Switches Chuanjun Li and S Q Zheng Mei Yang Department of Computer Science Department of Computer Science University of Texas at Dallas Columbus State University

More information

Efficient Multicast Support in Buffered Crossbars using Networks on Chip

Efficient Multicast Support in Buffered Crossbars using Networks on Chip Efficient Multicast Support in Buffered Crossbars using etworks on Chip Iria Varela Senin Lotfi Mhamdi Kees Goossens, Computer Engineering, Delft University of Technology, Delft, The etherlands XP Semiconductors,

More information

Globecom. IEEE Conference and Exhibition. Copyright IEEE.

Globecom. IEEE Conference and Exhibition. Copyright IEEE. Title FTMS: an efficient multicast scheduling algorithm for feedbackbased two-stage switch Author(s) He, C; Hu, B; Yeung, LK Citation The 2012 IEEE Global Communications Conference (GLOBECOM 2012), Anaheim,

More information

FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues

FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues D.N. Serpanos and P.I. Antoniadis Department of Computer Science University of Crete Knossos Avenue

More information

Dynamic Scheduling Algorithm for input-queued crossbar switches

Dynamic Scheduling Algorithm for input-queued crossbar switches Dynamic Scheduling Algorithm for input-queued crossbar switches Mihir V. Shah, Mehul C. Patel, Dinesh J. Sharma, Ajay I. Trivedi Abstract Crossbars are main components of communication switches used to

More information

A New Integrated Unicast/Multicast Scheduler for Input-Queued Switches

A New Integrated Unicast/Multicast Scheduler for Input-Queued Switches Proc. 8th Australasian Symposium on Parallel and Distributed Computing (AusPDC 20), Brisbane, Australia A New Integrated Unicast/Multicast Scheduler for Input-Queued Switches Kwan-Wu Chin School of Electrical,

More information

MULTICAST is an operation to transmit information from

MULTICAST is an operation to transmit information from IEEE TRANSACTIONS ON COMPUTERS, VOL. 54, NO. 10, OCTOBER 2005 1283 FIFO-Based Multicast Scheduling Algorithm for Virtual Output Queued Packet Switches Deng Pan, Student Member, IEEE, and Yuanyuan Yang,

More information

Matching Schemes with Captured-Frame Eligibility for Input-Queued Packet Switches

Matching Schemes with Captured-Frame Eligibility for Input-Queued Packet Switches Matching Schemes with Captured-Frame Eligibility for -Queued Packet Switches Roberto Rojas-Cessa and Chuan-bi Lin Abstract Virtual output queues (VOQs) are widely used by input-queued (IQ) switches to

More information

Router/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1

Router/switch architectures. The Internet is a mesh of routers. The Internet is a mesh of routers. Pag. 1 Router/switch architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etworks Design and Management - The Internet is a mesh of

More information

Efficient Queuing Architecture for a Buffered Crossbar Switch

Efficient Queuing Architecture for a Buffered Crossbar Switch Proceedings of the 11th WSEAS International Conference on COMMUNICATIONS, Agios Nikolaos, Crete Island, Greece, July 26-28, 2007 95 Efficient Queuing Architecture for a Buffered Crossbar Switch MICHAEL

More information

Router architectures: OQ and IQ switching

Router architectures: OQ and IQ switching Routers/switches architectures Andrea Bianco Telecommunication etwork Group firstname.lastname@polito.it http://www.telematica.polito.it/ Computer etwork Design - The Internet is a mesh of routers core

More information

K-Selector-Based Dispatching Algorithm for Clos-Network Switches

K-Selector-Based Dispatching Algorithm for Clos-Network Switches K-Selector-Based Dispatching Algorithm for Clos-Network Switches Mei Yang, Mayauna McCullough, Yingtao Jiang, and Jun Zheng Department of Electrical and Computer Engineering, University of Nevada Las Vegas,

More information

Selective Request Round-Robin Scheduling for VOQ Packet Switch ArchitectureI

Selective Request Round-Robin Scheduling for VOQ Packet Switch ArchitectureI This full tet paper was peer reviewed at the direction of IEEE Communications Society subject matter eperts for publication in the IEEE ICC 2011 proceedings Selective Request Round-Robin Scheduling for

More information

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services Shared-Memory Combined -Crosspoint Buffered Packet Switch for Differentiated Services Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology

More information

Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions

Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions Integrated Scheduling and Buffer Management Scheme for Input Queued Switches under Extreme Traffic Conditions Anuj Kumar, Rabi N. Mahapatra Texas A&M University, College Station, U.S.A Email: {anujk, rabi}@cs.tamu.edu

More information

Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch

Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch Long Round-Trip Time Support with Shared-Memory Crosspoint Buffered Packet Switch Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology

More information

Fair Chance Round Robin Arbiter

Fair Chance Round Robin Arbiter Fair Chance Round Robin Arbiter Prateek Karanpuria B.Tech student, ECE branch Sir Padampat Singhania University Udaipur (Raj.), India ABSTRACT With the advancement of Network-on-chip (NoC), fast and fair

More information

Concurrent Round-Robin Dispatching Scheme in a Clos-Network Switch

Concurrent Round-Robin Dispatching Scheme in a Clos-Network Switch Concurrent Round-Robin Dispatching Scheme in a Clos-Network Switch Eiji Oki * Zhigang Jing Roberto Rojas-Cessa H. Jonathan Chao NTT Network Service Systems Laboratories Department of Electrical Engineering

More information

Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch

Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Buffer Sizing in a Combined Input Output Queued (CIOQ) Switch Neda Beheshti, Nick Mckeown Stanford University Abstract In all internet routers buffers are needed to hold packets during times of congestion.

More information

IV. PACKET SWITCH ARCHITECTURES

IV. PACKET SWITCH ARCHITECTURES IV. PACKET SWITCH ARCHITECTURES (a) General Concept - as packet arrives at switch, destination (and possibly source) field in packet header is used as index into routing tables specifying next switch in

More information

Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch *

Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch * Design and Evaluation of a Parallel-Polled Virtual Output Queued Switch * K. J. Christensen Department of Computer Science and Engineering University of South Florida Tampa, FL 3360 Abstract - Input-buffered

More information

F cepted as an approach to achieve high switching efficiency

F cepted as an approach to achieve high switching efficiency The Dual Round Robin Matching Switch with Exhaustive Service Yihan Li, Shivendra Panwar, H. Jonathan Chao AbsrmcrVirtual Output Queuing is widely used by fixedlength highspeed switches to overcome headofline

More information

DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC

DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC DESIGN OF EFFICIENT ROUTING ALGORITHM FOR CONGESTION CONTROL IN NOC 1 Pawar Ruchira Pradeep M. E, E&TC Signal Processing, Dr. D Y Patil School of engineering, Ambi, Pune Email: 1 ruchira4391@gmail.com

More information

The Arbitration Problem

The Arbitration Problem HighPerform Switchingand TelecomCenterWorkshop:Sep outing ance t4, 97. EE84Y: Packet Switch Architectures Part II Load-balanced Switches ick McKeown Professor of Electrical Engineering and Computer Science,

More information

Resource Sharing for QoS in Agile All Photonic Networks

Resource Sharing for QoS in Agile All Photonic Networks Resource Sharing for QoS in Agile All Photonic Networks Anton Vinokurov, Xiao Liu, Lorne G Mason Department of Electrical and Computer Engineering, McGill University, Montreal, Canada, H3A 2A7 E-mail:

More information

Multicast Scheduling in WDM Switching Networks

Multicast Scheduling in WDM Switching Networks Multicast Scheduling in WDM Switching Networks Zhenghao Zhang and Yuanyuan Yang Dept. of Electrical & Computer Engineering, State University of New York, Stony Brook, NY 11794, USA Abstract Optical WDM

More information

Citation Globecom - IEEE Global Telecommunications Conference, 2011

Citation Globecom - IEEE Global Telecommunications Conference, 2011 Title Achieving 100% throughput for multicast traffic in input-queued switches Author(s) Hu, B; He, C; Yeung, KL Citation Globecom - IEEE Global Telecommunications Conference, 2011 Issued Date 2011 URL

More information

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router

Scheduling. Scheduling algorithms. Scheduling. Output buffered architecture. QoS scheduling algorithms. QoS-capable router Scheduling algorithms Scheduling Andrea Bianco Telecommunication Network Group firstname.lastname@polito.it http://www.telematica.polito.it/ Scheduling: choose a packet to transmit over a link among all

More information

PCRRD: A Pipeline-Based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches

PCRRD: A Pipeline-Based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches : A Pipeline-Based Concurrent Round-Robin Dispatching Scheme for Clos-Network Switches Eiji Oki, Roberto Rojas-Cessa, and H. Jonathan Chao Abstract This paper proposes a pipeline-based concurrent round-robin

More information

Achieving Distributed Buffering in Multi-path Routing using Fair Allocation

Achieving Distributed Buffering in Multi-path Routing using Fair Allocation Achieving Distributed Buffering in Multi-path Routing using Fair Allocation Ali Al-Dhaher, Tricha Anjali Department of Electrical and Computer Engineering Illinois Institute of Technology Chicago, Illinois

More information

Asynchronous vs Synchronous Input-Queued Switches

Asynchronous vs Synchronous Input-Queued Switches Asynchronous vs Synchronous Input-Queued Switches Andrea Bianco, Davide Cuda, Paolo Giaccone, Fabio Neri Dipartimento di Elettronica, Politecnico di Torino (Italy) Abstract Input-queued (IQ) switches are

More information

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services

Shared-Memory Combined Input-Crosspoint Buffered Packet Switch for Differentiated Services Shared-Memory Combined -Crosspoint Buffered Packet Switch for Differentiated Services Ziqian Dong and Roberto Rojas-Cessa Department of Electrical and Computer Engineering New Jersey Institute of Technology

More information

Using Traffic Models in Switch Scheduling

Using Traffic Models in Switch Scheduling I. Background Using Traffic Models in Switch Scheduling Hammad M. Saleem, Imran Q. Sayed {hsaleem, iqsayed}@stanford.edu Conventional scheduling algorithms use only the current virtual output queue (VOQ)

More information

A Fast Switched Backplane for a Gigabit Switched Router

A Fast Switched Backplane for a Gigabit Switched Router The original version of this paper appears in Business Communication Review. WHITE PAPER: A Fast Switched Backplane for a Gigabit Switched Router by Nick McKeown (tel: 650/725-3641; fax: 650/725-6949;

More information

Lecture 21. Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov.

Lecture 21. Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov. Lecture 21 Reminders: Homework 6 due today, Programming Project 4 due on Thursday Questions? Current event: BGP router glitch on Nov. 7 http://money.cnn.com/2011/11/07/technology/juniper_internet_outage/

More information

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 3,900 6,000 20M Open access books available International authors and editors Downloads Our authors

More information

Throughput Analysis of Shared-Memory Crosspoint. Buffered Packet Switches

Throughput Analysis of Shared-Memory Crosspoint. Buffered Packet Switches Throughput Analysis of Shared-Memory Crosspoint Buffered Packet Switches Ziqian Dong and Roberto Rojas-Cessa Abstract This paper presents a theoretical throughput analysis of two buffered-crossbar switches,

More information

Hierarchical Scheduling for DiffServ Classes

Hierarchical Scheduling for DiffServ Classes Hierarchical Scheduling for DiffServ Classes Mei Yang, Jianping Wang, Enyue Lu, S Q Zheng Department of Electrical and Computer Engineering, University of evada Las Vegas, Las Vegas, V 8954 Department

More information

Designing Efficient Benes and Banyan Based Input-Buffered ATM Switches

Designing Efficient Benes and Banyan Based Input-Buffered ATM Switches Designing Efficient Benes and Banyan Based Input-Buffered ATM Switches Rajendra V. Boppana Computer Science Division The Univ. of Texas at San Antonio San Antonio, TX 829- boppana@cs.utsa.edu C. S. Raghavendra

More information

The GLIMPS Terabit Packet Switching Engine

The GLIMPS Terabit Packet Switching Engine February 2002 The GLIMPS Terabit Packet Switching Engine I. Elhanany, O. Beeri Terabit Packet Switching Challenges The ever-growing demand for additional bandwidth reflects on the increasing capacity requirements

More information

A Modification to RED AQM for CIOQ Switches

A Modification to RED AQM for CIOQ Switches A Modification to RED AQM for CIOQ Switches Jay Kumar Sundararajan, Fang Zhao, Pamela Youssef-Massaad, Muriel Médard {jaykumar, zhaof, pmassaad, medard}@mit.edu Laboratory for Information and Decision

More information

Matrix Unit Cell Scheduler (MUCS) for. Input-Buered ATM Switches. Haoran Duan, John W. Lockwood, and Sung Mo Kang

Matrix Unit Cell Scheduler (MUCS) for. Input-Buered ATM Switches. Haoran Duan, John W. Lockwood, and Sung Mo Kang Matrix Unit Cell Scheduler (MUCS) for Input-Buered ATM Switches Haoran Duan, John W. Lockwood, and Sung Mo Kang University of Illinois at Urbana{Champaign Department of Electrical and Computer Engineering

More information

Introduction to ATM Technology

Introduction to ATM Technology Introduction to ATM Technology ATM Switch Design Switching network (N x N) Switching network (N x N) SP CP SP CP Presentation Outline Generic Switch Architecture Specific examples Shared Buffer Switch

More information

Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput

Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput IEEE/ACM TRANSACTIONS ON NETWORKING, VOL 11, NO 3, JUNE 2003 465 Multicast Traffic in Input-Queued Switches: Optimal Scheduling and Maximum Throughput Marco Ajmone Marsan, Fellow, IEEE, Andrea Bianco,

More information

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks X. Yuan, R. Melhem and R. Gupta Department of Computer Science University of Pittsburgh Pittsburgh, PA 156 fxyuan,

More information

Network Model for Delay-Sensitive Traffic

Network Model for Delay-Sensitive Traffic Traffic Scheduling Network Model for Delay-Sensitive Traffic Source Switch Switch Destination Flow Shaper Policer (optional) Scheduler + optional shaper Policer (optional) Scheduler + optional shaper cfla.

More information

Introduction: Two motivating examples for the analytical approach

Introduction: Two motivating examples for the analytical approach Introduction: Two motivating examples for the analytical approach Hongwei Zhang http://www.cs.wayne.edu/~hzhang Acknowledgement: this lecture is partially based on the slides of Dr. D. Manjunath Outline

More information

Priority Traffic CSCD 433/533. Advanced Networks Spring Lecture 21 Congestion Control and Queuing Strategies

Priority Traffic CSCD 433/533. Advanced Networks Spring Lecture 21 Congestion Control and Queuing Strategies CSCD 433/533 Priority Traffic Advanced Networks Spring 2016 Lecture 21 Congestion Control and Queuing Strategies 1 Topics Congestion Control and Resource Allocation Flows Types of Mechanisms Evaluation

More information

EP2210 Scheduling. Lecture material:

EP2210 Scheduling. Lecture material: EP2210 Scheduling Lecture material: Bertsekas, Gallager, 6.1.2. MIT OpenCourseWare, 6.829 A. Parekh, R. Gallager, A generalized Processor Sharing Approach to Flow Control - The Single Node Case, IEEE Infocom

More information

Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off

Crossbar - example. Crossbar. Crossbar. Combination: Time-space switching. Simple space-division switch Crosspoints can be turned on or off Crossbar Crossbar - example Simple space-division switch Crosspoints can be turned on or off i n p u t s sessions: (,) (,) (,) (,) outputs Crossbar Advantages: simple to implement simple control flexible

More information

Packet Switching Queuing Architecture: A Study

Packet Switching Queuing Architecture: A Study Packet Switching Queuing Architecture: A Study Shikhar Bahl 1, Rishabh Rai 2, Peeyush Chandra 3, Akash Garg 4 M.Tech, Department of ECE, Ajay Kumar Garg Engineering College, Ghaziabad, U.P., India 1,2,3

More information

CSC 4900 Computer Networks: Network Layer

CSC 4900 Computer Networks: Network Layer CSC 4900 Computer Networks: Network Layer Professor Henry Carter Fall 2017 Villanova University Department of Computing Sciences Review What is AIMD? When do we use it? What is the steady state profile

More information

Architecture and Performance Analysis of the Multicast Balanced Gamma Switch for Broadband Communications 1

Architecture and Performance Analysis of the Multicast Balanced Gamma Switch for Broadband Communications 1 Architecture and Performance Analysis of the Multicast Balanced Gamma Switch for Broadband Communications 1 Cheng Li, Member, IEEE, R. Venkatesan, Senior Member, IEEE, and H. M. Heys, Member, IEEE Faculty

More information

Performance Comparison of OTDM and OBS Scheduling for Agile All-Photonic Network

Performance Comparison of OTDM and OBS Scheduling for Agile All-Photonic Network Performance Comparison of OTDM and OBS Scheduling for Agile All-Photonic Network Xiao Liu, Anton Vinokurov, Lorne G. Mason Department of Electrical and Computer Engineering, McGill University, Montreal,

More information

Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches

Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches 546 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 21, NO. 4, MAY 2003 Randomized Scheduling Algorithms for High-Aggregate Bandwidth Switches Paolo Giaccone, Member, IEEE, Balaji Prabhakar, Member,

More information

Buffered Crossbar based Parallel Packet Switch

Buffered Crossbar based Parallel Packet Switch Buffered Crossbar based Parallel Packet Switch Zhuo Sun, Masoumeh Karimi, Deng Pan, Zhenyu Yang and Niki Pissinou Florida International University Email: {zsun3,mkari1, pand@fiu.edu, yangz@cis.fiu.edu,

More information

Priority-aware Scheduling for Packet Switched Optical Networks in Datacenter

Priority-aware Scheduling for Packet Switched Optical Networks in Datacenter Priority-aware Scheduling for Packet Switched Optical Networks in Datacenter Speaker: Lin Wang Research Advisor: Biswanath Mukherjee PSON architecture Switch architectures and centralized controller Scheduling

More information

BROADBAND AND HIGH SPEED NETWORKS

BROADBAND AND HIGH SPEED NETWORKS BROADBAND AND HIGH SPEED NETWORKS ATM SWITCHING ATM is a connection-oriented transport concept An end-to-end connection (virtual channel) established prior to transfer of cells Signaling used for connection

More information

Int. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011)

Int. J. Advanced Networking and Applications 1194 Volume: 03; Issue: 03; Pages: (2011) Int J Advanced Networking and Applications 1194 ISA-Independent Scheduling Algorithm for Buffered Crossbar Switch Dr Kannan Balasubramanian Department of Computer Science, Mepco Schlenk Engineering College,

More information

Performance Evaluation of Scheduling Mechanisms for Broadband Networks

Performance Evaluation of Scheduling Mechanisms for Broadband Networks Performance Evaluation of Scheduling Mechanisms for Broadband Networks Gayathri Chandrasekaran Master s Thesis Defense The University of Kansas 07.31.2003 Committee: Dr. David W. Petr (Chair) Dr. Joseph

More information

Quality of Service (QoS)

Quality of Service (QoS) Quality of Service (QoS) The Internet was originally designed for best-effort service without guarantee of predictable performance. Best-effort service is often sufficient for a traffic that is not sensitive

More information

Providing Flow Based Performance Guarantees for Buffered Crossbar Switches

Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Providing Flow Based Performance Guarantees for Buffered Crossbar Switches Deng Pan Dept. of Electrical & Computer Engineering Florida International University Miami, Florida 33174, USA pand@fiu.edu Yuanyuan

More information

Dos-A Scalable Optical Switch for Datacenters

Dos-A Scalable Optical Switch for Datacenters Dos-A Scalable Optical Switch for Datacenters Speaker: Lin Wang Research Advisor: Biswanath Mukherjee Ye, X. et al., DOS: A scalable optical switch for datacenters, Proceedings of the 6th ACM/IEEE Symposium

More information

Lecture 5: Performance Analysis I

Lecture 5: Performance Analysis I CS 6323 : Modeling and Inference Lecture 5: Performance Analysis I Prof. Gregory Provan Department of Computer Science University College Cork Slides: Based on M. Yin (Performability Analysis) Overview

More information

Max-Min Fair Bandwidth Allocation Algorithms for Packet Switches

Max-Min Fair Bandwidth Allocation Algorithms for Packet Switches Max-Min Fair Bandwidth Allocation Algorithms for Pacet Switches Deng Pan Dept. of Computer Science State University of New Yor Stony Broo, NY 794, USA Yuanyuan Yang Dept. of Electrical & Computer Engineering

More information

Chapter 24 Congestion Control and Quality of Service 24.1

Chapter 24 Congestion Control and Quality of Service 24.1 Chapter 24 Congestion Control and Quality of Service 24.1 Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 24-1 DATA TRAFFIC The main focus of congestion control

More information

Wireless Networks (CSC-7602) Lecture 8 (15 Oct. 2007)

Wireless Networks (CSC-7602) Lecture 8 (15 Oct. 2007) Wireless Networks (CSC-7602) Lecture 8 (15 Oct. 2007) Seung-Jong Park (Jay) http://www.csc.lsu.edu/~sjpark 1 Today Wireline Fair Schedulling Why? Ideal algorithm Practical algorithms Wireless Fair Scheduling

More information

Designing of Efficient islip Arbiter using islip Scheduling Algorithm for NoC

Designing of Efficient islip Arbiter using islip Scheduling Algorithm for NoC International Journal of Scientific and Research Publications, Volume 3, Issue 12, December 2013 1 Designing of Efficient islip Arbiter using islip Scheduling Algorithm for NoC Deepali Mahobiya Department

More information

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture

Generic Architecture. EECS 122: Introduction to Computer Networks Switch and Router Architectures. Shared Memory (1 st Generation) Today s Lecture Generic Architecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California,

More information

DESIGN OF MULTICAST SWITCHES FOR SANS

DESIGN OF MULTICAST SWITCHES FOR SANS DESIGN OF MULTICAST SWITCHES FOR SANS APPROVED BY SUPERVISING COMMITTEE: Dr. Rajendra V. Boppana, Supervising Professor Dr. Turgay Korkmaz Dr. Weining Zhang Accepted: Dean of Graduate Studies DESIGN OF

More information

PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS

PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS THE UNIVERSITY OF NAIROBI DEPARTMENT OF ELECTRICAL AND INFORMATION ENGINEERING FINAL YEAR PROJECT. PROJECT NO. 60 PARALLEL ALGORITHMS FOR IP SWITCHERS/ROUTERS OMARI JAPHETH N. F17/2157/2004 SUPERVISOR:

More information

Unit 2 Packet Switching Networks - II

Unit 2 Packet Switching Networks - II Unit 2 Packet Switching Networks - II Dijkstra Algorithm: Finding shortest path Algorithm for finding shortest paths N: set of nodes for which shortest path already found Initialization: (Start with source

More information

Queuing. Congestion Control and Resource Allocation. Resource Allocation Evaluation Criteria. Resource allocation Drop disciplines Queuing disciplines

Queuing. Congestion Control and Resource Allocation. Resource Allocation Evaluation Criteria. Resource allocation Drop disciplines Queuing disciplines Resource allocation Drop disciplines Queuing disciplines Queuing 1 Congestion Control and Resource Allocation Handle congestion if and when it happens TCP Congestion Control Allocate resources to avoid

More information

Resource allocation in networks. Resource Allocation in Networks. Resource allocation

Resource allocation in networks. Resource Allocation in Networks. Resource allocation Resource allocation in networks Resource Allocation in Networks Very much like a resource allocation problem in operating systems How is it different? Resources and jobs are different Resources are buffers

More information

Performance and Evaluation of Integrated Video Transmission and Quality of Service for internet and Satellite Communication Traffic of ATM Networks

Performance and Evaluation of Integrated Video Transmission and Quality of Service for internet and Satellite Communication Traffic of ATM Networks Performance and Evaluation of Integrated Video Transmission and Quality of Service for internet and Satellite Communication Traffic of ATM Networks P. Rajan Dr. K.L.Shanmuganathan Research Scholar Prof.

More information

Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers

Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers Adaptive Linear Prediction of Queues for Reduced Rate Scheduling in Optical Routers Yang Jiao and Ritesh Madan EE 384Y Final Project Stanford University Abstract This paper describes a switching scheme

More information

OpenFlow based Flow Level Bandwidth Provisioning for CICQ Switches

OpenFlow based Flow Level Bandwidth Provisioning for CICQ Switches OpenFlow based Flow Level Bandwidth Provisioning for CICQ Switches Hao Jin, Deng Pan, Jason Liu, and Niki Pissinou Florida International University Abstract Flow level bandwidth provisioning offers fine

More information

1 Introduction

1 Introduction Published in IET Communications Received on 17th September 2009 Revised on 3rd February 2010 ISSN 1751-8628 Multicast and quality of service provisioning in parallel shared memory switches B. Matthews

More information

Random Early Detection (RED) gateways. Sally Floyd CS 268: Computer Networks

Random Early Detection (RED) gateways. Sally Floyd CS 268: Computer Networks Random Early Detection (RED) gateways Sally Floyd CS 268: Computer Networks floyd@eelblgov March 20, 1995 1 The Environment Feedback-based transport protocols (eg, TCP) Problems with current Drop-Tail

More information

Parallel Packet Switching using Multiplexors with Virtual Input Queues

Parallel Packet Switching using Multiplexors with Virtual Input Queues Parallel Packet Switching using Multiplexors with Virtual Input Queues Ahmed Aslam Kenneth J. Christensen Department of Computer Science and Engineering University of South Florida Tampa, Florida 33620

More information

INTEGRATION of data communications services into wireless

INTEGRATION of data communications services into wireless 208 IEEE TRANSACTIONS ON COMMUNICATIONS, VOL 54, NO 2, FEBRUARY 2006 Service Differentiation in Multirate Wireless Networks With Weighted Round-Robin Scheduling and ARQ-Based Error Control Long B Le, Student

More information

Towards Low-Redundancy Push-Pull P2P Live Streaming

Towards Low-Redundancy Push-Pull P2P Live Streaming Towards Low-Redundancy Push-Pull P2P Live Streaming Zhenjiang Li, Yao Yu, Xiaojun Hei and Danny H.K. Tsang Department of Electronic and Computer Engineering The Hong Kong University of Science and Technology

More information

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture

EECS 122: Introduction to Computer Networks Switch and Router Architectures. Today s Lecture EECS : Introduction to Computer Networks Switch and Router Architectures Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley,

More information

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004

Scaling Internet Routers Using Optics Producing a 100TB/s Router. Ashley Green and Brad Rosen February 16, 2004 Scaling Internet Routers Using Optics Producing a 100TB/s Router Ashley Green and Brad Rosen February 16, 2004 Presentation Outline Motivation Avi s Black Box Black Box: Load Balance Switch Conclusion

More information

Design and Evaluation of the Combined Input and Crossbar Queued (CICQ) Switch. Kenji Yoshigoe

Design and Evaluation of the Combined Input and Crossbar Queued (CICQ) Switch. Kenji Yoshigoe Design and Evaluation of the Combined Input and Crossbar Queued (CICQ) Switch by Kenji Yoshigoe A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy

More information

Computer Simulations of a Modified MiMa-algorithm for a Crossbar Packet Switch

Computer Simulations of a Modified MiMa-algorithm for a Crossbar Packet Switch INSTITUTE OF INFORMATION AND COMMUNICATION TECHNOLOGIES BULGARIAN ACADEMY OF SCIENCE Computer Simulations of a Modified MiMa-algorithm for a Crossbar Packet Switch Tasho Tashev, Vladimir Monov {ttashev,vmonov}@iit.bas.bg

More information

A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches

A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches A Pipelined Memory Management Algorithm for Distributed Shared Memory Switches Xike Li, Student Member, IEEE, Itamar Elhanany, Senior Member, IEEE* Abstract The distributed shared memory (DSM) packet switching

More information

048866: Packet Switch Architectures

048866: Packet Switch Architectures 048866: Packet Switch Architectures Output-Queued Switches Deterministic Queueing Analysis Fairness and Delay Guarantees Dr. Isaac Keslassy Electrical Engineering, Technion isaac@ee.technion.ac.il http://comnet.technion.ac.il/~isaac/

More information

Stretch-Optimal Scheduling for On-Demand Data Broadcasts

Stretch-Optimal Scheduling for On-Demand Data Broadcasts Stretch-Optimal Scheduling for On-Demand Data roadcasts Yiqiong Wu and Guohong Cao Department of Computer Science & Engineering The Pennsylvania State University, University Park, PA 6 E-mail: fywu,gcaog@cse.psu.edu

More information

TELE Switching Systems and Architecture. Assignment Week 10 Lecture Summary - Traffic Management (including scheduling)

TELE Switching Systems and Architecture. Assignment Week 10 Lecture Summary - Traffic Management (including scheduling) TELE9751 - Switching Systems and Architecture Assignment Week 10 Lecture Summary - Traffic Management (including scheduling) Student Name and zid: Akshada Umesh Lalaye - z5140576 Lecturer: Dr. Tim Moors

More information

Chapter 1. Introduction

Chapter 1. Introduction Chapter 1 Introduction In a packet-switched network, packets are buffered when they cannot be processed or transmitted at the rate they arrive. There are three main reasons that a router, with generic

More information

The Network Layer and Routers

The Network Layer and Routers The Network Layer and Routers Daniel Zappala CS 460 Computer Networking Brigham Young University 2/18 Network Layer deliver packets from sending host to receiving host must be on every host, router in

More information

Chapter 6 Queuing Disciplines. Networking CS 3470, Section 1

Chapter 6 Queuing Disciplines. Networking CS 3470, Section 1 Chapter 6 Queuing Disciplines Networking CS 3470, Section 1 Flow control vs Congestion control Flow control involves preventing senders from overrunning the capacity of the receivers Congestion control

More information

A distributed memory management for high speed switch fabrics

A distributed memory management for high speed switch fabrics A distributed memory management for high speed switch fabrics MEYSAM ROODI +,ALI MOHAMMAD ZAREH BIDOKI +, NASSER YAZDANI +, HOSSAIN KALANTARI +,HADI KHANI ++ and ASGHAR TAJODDIN + + Router Lab, ECE Department,

More information

A FAST ARBITRATION SCHEME FOR TERABIT PACKET SWITCHES

A FAST ARBITRATION SCHEME FOR TERABIT PACKET SWITCHES A FAST ARBTRATON SCHEME FOR TERABT PACKET SWTCHES H. Jonathan Chao, Cheuk H. Lam, and Xiaolei Guo Department of Electrical Engineering, Polytechnic University, NY 11201 USA Abstract nput-output queued

More information

Network Layer Enhancements

Network Layer Enhancements Network Layer Enhancements EECS 122: Lecture 14 Department of Electrical Engineering and Computer Sciences University of California Berkeley Today We have studied the network layer mechanisms that enable

More information

A New Combinatorial Design of Coded Distributed Computing

A New Combinatorial Design of Coded Distributed Computing A New Combinatorial Design of Coded Distributed Computing Nicholas Woolsey, Rong-Rong Chen, and Mingyue Ji Department of Electrical and Computer Engineering, University of Utah Salt Lake City, UT, USA

More information

Exact and Approximate Analytical Modeling of an FLBM-Based All-Optical Packet Switch

Exact and Approximate Analytical Modeling of an FLBM-Based All-Optical Packet Switch JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 21, NO. 3, MARCH 2003 719 Exact and Approximate Analytical Modeling of an FLBM-Based All-Optical Packet Switch Yatindra Nath Singh, Member, IEEE, Amit Kushwaha, and

More information

An Evaluation of Deficit Round Robin Fair Queuing Applied in Router Congestion Control

An Evaluation of Deficit Round Robin Fair Queuing Applied in Router Congestion Control JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 18, 333-339 (2002) Short aper An Evaluation of Deficit Round Robin Fair ueuing Applied in Router Congestion Control Department of Electrical Engineering National

More information