Guide to DP CTS Tool Options
|
|
- Randolf Stokes
- 5 years ago
- Views:
Transcription
1 Unigraf DisplayPort CTS Tools Guide to Product Options
2 Copyright This manual Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written permission of Unigraf Oy is prohibited. Notice The information given in this manual is verified in the correctness on the date of issue. The authors reserve the rights to make any changes to this product and to revise the information about the products contained in this manual without an obligation to notify any persons about such revisions or changes. Edition Guide to DP CTS Tool Options, rev 15 Date: 23 May 2013 Company information Unigraf Oy Piispantilankuja 4, FI ESPOO, Finland Tel
3 Table of Contents General... 4 DP RefSink CTS Tools... 5 DP Sink Products... 5 CTS Product Options for Sinks... 5 Description of CTS s for Sinks... 5 Link Layer CTS for testing Transmitter DUT... 5 HDCP CTS for ing Transmitter DUT... 7 Extended HDCP CTS for ing Transmitter and Repeater DUT... 7 Audio CTS for ing Transmitter DUT... 8 DP RefSOURCE CTS Tools... 9 Source Products... 9 CTS Product Options for Sources... 9 Description of CTS s for Sources... 9 Link Layer CTS for testing Receiver DUT... 9 HDCP CTS for ing Receiver DUT Extended HDCP CTS for ing Repeater DUT Audio CTS for ing Receiver DUT DP CTS Extensions, SET A DP Sink Products CTS Product Options for Sinks Description of CTS s for DPR Link Layer Extension s for ing Receiver DUT
4 GENERAL Standards VESA DisplayPort Link Layer Compliance Specification Version 1.2 Core Revision 1.1 December 8, 2012 VESA DisplayPort Link Layer Compliance Specification: Extension Set 1, Rev 1.1, December 28, 2012 HDCP Specification v1.3; Amendment for DisplayPort rev 1.1, 15 Jan 2010 Release Version This document explains features found in the following versions of the software: Tool Version Issued Unigraf DP Source CTS Unigraf DP Sink CTS Unigraf DP LL CTS Extensions, Set A
5 DP REFSINK CTS TOOLS DP Sink Products Product P/N Description DPR UFG-04 DP Compact sized DP Sink with DP Sink Console software DP Sink and frame grabber with DP Sink Console software CTS Product Options for Sinks Product P/N s included DP RefSink CTS LL Link Layer CTS for testing Transmitters DP RefSink CTS LL & HDCP DP RefSink CTS LL & HDCP & EXT HDCP Link Layer CTS for testing Transmitters - HDCP CTS for ing Transmitters - Link Layer CTS for testing Transmitters - HDCP CTS for ing Transmitters - Extended HDCP CTS for testing Transmitters and Repeaters DP RefSink Audio CTS Audio CTS for ing Transmitters Description of CTS s for Sinks Link Layer CTS for testing Transmitter DUT Name ( ) Source DUT Retry on No-Reply During Aux Read after Hot Plug Event ( ) Source Retry on Invalid Reply During Aux Read after Hot Plug Event ( ) EDID Read upon Hot Plug Event ( ) DPCD Receiver Capability Read upon Hot Plug Event ( ) EDID Read ( ) EDID Read failure #1: I2C-Over-AUX NACK ( ) EDID Read failure #2: I2C-Over-AUX DEFER ( ) EDID Corruption Detection ( ) Branch Device Detection upon HPD Plug Event 5
6 Link Layer CTS for testing Transmitter DUT (cont.d) ( ) EDID read on IRQ_HPD event after Branch Device detection ( ) E-DDC Four Block EDID Read ( ) Successful Link Training Upon HPD Plug Event ( ) Successful Link Training at All Supported Lane Counts and Link Speeds ( ) Successful Link Training with Request of Higher Differential Voltage Swing During Clock Recovery Sequence ( ) Successful Link Training to a Lower Link Rate #1: Iterate at Maximum Voltage Swing ( ) Successful Link Training to a Lower Link Rate #2: Iterate at Minimum Voltage Swing ( ) Successful Link Training with Request of a Higher Pre-emphasis Setting During Channel Equalization Sequence ( ) Successful Link Training at Lower Link Rate due to Loss of Symbol Lock During Channel Equalization Sequence ( ) Unsuccessful Link Training at Lower Link Rate #1: Iterate at Maximum Voltage Swing ( ) Unsuccessful Link Training at Lower Link Rate #2: Iterate at Minimum Voltage Swing ( ) Unsuccessful Link Training due to Failure in Channel Equalization Sequence (loop count > 5) ( ) Successful Link Re-training After IRQ HPD Pulse Due to Loss of Symbol Lock ( ) Successful Link Re-training After IRQ HPD Pulse Due to Loss of Clock Recovery Lock ( ) Successful Link Re-training After IRQ HPD Pulse Due to Loss of Inter-lane Alignment Lock ( ) Handling of IRQ HPD Pulse With No Error Status Bits Set ( ) Lane Count Reduction ( ) Lane Count Increase ( ) Video Time Stamp Generation ( ) Pixel Data Packing and Steering ( ) Main Stream Data Packing and Stuffing Least Packed TU ( ) Main Stream Data Packing and Stuffing Most Packed TU (4.4.2) Main Video Stream Format Change Handling (4.4.3) Power Management ( ) Additional DPCD Handling 1 ( ) Additional DPCD Handling 2 6
7 HDCP CTS for ing Transmitter DUT (1A-01) (1A-02) (1A-03) (1A-04) (1A-05) Name Regular Procedure: With Receiver Regular Procedure: HPD After Writing Aksv Regular Procedure: HPD During Link Integrity Check Stage Irregular Procedure: (First Part of Authentication) Failure to Read Bcaps HDCP_CAPABLE Bit Irregular Procedure: (First Part of Authentication) Verify Bksv (1A-06) Irregular Procedure: (First Part of Authentication) Verify R0 (1A-07) (1A-08) (1A-09) Irregular Procedure: (Link Integrity Check) Link Integrity Failure Irregular Procedure: SRM Regular Procedure: Encryption Disable Bootstrapping Extended HDCP CTS for ing Transmitter and Repeater DUT s for Transmitter DUT: (1B-01) (1B-02) (1B-03) (1B-04) (1B-05) (1B-06) (1B-07) Name Regular Procedure: With Repeater Irregular Procedure: Spurious CP_IRQ Interrupt Regular Procedure: HPD after Reading R0' Irregular Procedure: (Second part of Authentication) Timeout of KSV List READY Irregular Procedure: (Second part of Authentication) Verify V' Irregular Procedure: (Second part of Authentication) MAX_DEVS_EXCEEDED Irregular Procedure: (Second part of Authentication) MAX_CASCADE_EXCEEDED s for Repeater DUT: (3A-01) (3A-02) (3A-03) (3A-04) (3B-01) (3B-02) Name Regular Procedure: With Receiver Irregular Procedure: (First part of Authentication) Failure to Read Bcaps HDCP_CAPABLE Bit Irregular Procedure: (First part of Authentication) Verify Bksv Irregular Procedure: (First part of Authentication) Verify R0' Regular Procedure: With Repeater Irregular Procedure: (Second part of Authentication) Timeout of KSV List READY 7
8 Extended HDCP CTS for ing Transmitter and Repeater DUT s for Repaters (cont.d) (3B-03) (3B-04) (3B-05) Irregular Procedure: (Second part of Authentication) Verify V' Irregular Procedure: (Second part of Authentication) MAX_DEVS_EXCEEDED Irregular Procedure: (Second part of Authentication) MAX_CASCADE_EXCEEDED Audio CTS for ing Transmitter DUT Name ( ) Audio Stream Header Synchronization ( ) Audio Time Stamp Generation ( ) Audio InfoFrame Packet ( ) Audio Stream Transmission ( ) Audio Start Sequence 8
9 DP REFSOURCE CTS TOOLS Source Products Product P/N Description DPT VTG-5225 DP Compact sized DP Source with DP Source Console software DP Source and Pattern Generator with WinVTG GUI software CTS Product Options for Sources Product P/N s included DP RefSource CTS LL Link Layer CTS for testing Receivers DP RefSource CTS LL & HDCP DP RefSource CTS LL & HDCP & EXT HDCP Link Layer CTS for testing Receivers - HDCP CTS for ing Receivers - Link Layer CTS for testing Receivers - HDCP CTS for ing Receivers - Extended HDCP CTS for ing Repeaters Description of CTS s for Sources Link Layer CTS for testing Receiver DUT Name ( ) Read One Byte from Valid DPCD Address ( ) DPCD Receiver Capability Read (Read Twelve Bytes from Valid DPCD Address) ( ) Write One Byte to Valid DPCD Address ( ) Write Nine Bytes to Valid DPCD Addresses ( ) Write EDID Offset (One Byte I2C-Over-Aux Write) ( ) Read One EDID Byte (One Byte I2C-Over-Aux Read) ( ) EDID Read (1 Byte I2C-Over-Aux Segment Write, 1 Byte I2C-Over-Aux Offset Write, 128 Byte I2C-Over-Aux Read) ( ) Illegal Aux Request Syntax ( ) Glitch Rejection Link Layer CTS for testing Receiver DUT (cont.d) 9
10 ( ) Interleaved EDID and DPCD Receiver Capability Read ( ) Downstream Stop on MOT Reset ( ) Downstream Stop on MOT Timeout ( ) Successful Link Training at All Supported Lane Counts and Link Speeds ( ) Successful Link Training with Request of Higher Differential Voltage Swing During Clock Recovery Sequence ( ) Successful Link Training to a Lower Link Rate Due To Clock Recovery Lock Failure During Clock Recovery Sequence ( ) Successful Link Training with Request of a Change to Pre-Emphasis and/or Voltage Swing Setting During Channel Equalization Sequence ( ) Successful Link Training at Lower Link Rate Due to Loss of Symbol Lock During Channel Equalization Sequence ( ) Lane Count Reduction ( ) Lane Count Increase ( ) IRQ_HPD Pulse Due to Loss of Symbol Lock and Clock Recovery Lock ( ) IRQ HPD Pulse Due to Loss of Inter-lane Alignment Lock ( ) Pixel Data Reconstruction ( ) Main Stream Data Unpacking and Unstuffing Least Packed TU ( ) Main Stream Data Unpacking and Unstuffing Most Packed TU ( ) Pixel Clock Recovery (Note: Informative, HW does not support SSC) (5.4.2) Main Video Stream Format Change Handling ( ) Entering and Exiting Power Save Mode ( ) Resumption of Main Link Activity After Extended Idle ( ) Sink Organizationally Unique Identifier (OUI) ( ) Sink Count ( ) Sink Status ( ) Symbol Error Count ( ) Device Identifications ( ) Number of Receiver Ports ( ) Main Link Channel Coding 10
11 HDCP CTS for ing Receiver DUT (2A-01) (2A-02) (2A-03) (2A-04) Name Regular Procedure: With Transmitter Irregular Procedure: (First Part of Authentication) New Authentication Irregular Procedure: (Link Integrity Check) New Authentication Regular Procedure: Encryption Disable Bootstrapping Extended HDCP CTS for ing Repeater DUT (3C-01) (3C-02) (3C-03) (3C-04) (3C-05) (3C-06) (3C-07) (3C-08) (3C-09) (3C-10) (3C-11) (3C-12) (3C-13) (3C-14) (3C-15) (3C-16) (3C-17) (3C-18) Name Regular Procedure: Transmitter - DUT - Receiver Regular Procedure: HPD Propagation when an Active Receiver is Disconnected and Reconnected Downstream Regular Procedure: HPD Propagation when an Active Receiver is Disconnected Downstream Regular Procedure: HPD Propagation when an Active Receiver is Connected Downstream Irregular Procedure: (First part of Authentication) New Authentication Irregular Procedure: (Second part of Authentication) New Authentication Irregular Procedure: (Link Integrity Check) New Authentication Irregular Procedure: (Second part of Authentication) Verify Bksv Irregular Procedure: (Second part of Authentication) Verify R0' Regular Procedure: Transmitter - DUT - Repeater Regular Procedure: HPD After Writing Aksv Regular Procedure: HPD After Reading R0' Regular Procedure: HPD After Starting Third part of Authentication Irregular Procedure: (Second part of Authentication) Verify V' Irregular Procedure: (Second part of Authentication) DEVICE_COUNT Irregular Procedure: (Second part of Authentication) DEPTH Irregular Procedure: (Second part of Authentication) MAX_DEVS_EXCEEDED Irregular Procedure: (Second part of Authentication) MAX_CASCADE_EXCEEDED Audio CTS for ing Receiver DUT Currently not available 11
12 DP 1.2 LL CTS EXTENSIONS DP Sink Products Product P/N Description DPR HBR2 and MST compliant Sink CTS Product Options for Sinks Product P/N s included Unigraf DP LL CTS Extensions, Set A A limited set containing of link training related tests from DP LL CTS Extensions1 (pls see list below) Description of CTS s for DPR-120 Link Layer Extension Set A for ing Transmitter DUT ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) Name Successful Link Training at All Supported Lane Counts and Link Speeds: HBR2 Extension Successful Link Training with Request of Higher Differential Voltage Swing During Clock Recovery Sequence: HBR2 Extension Successful Link Training to a Lower Link Rate #1: Iterate at Max Voltage Swing: HBR2 Extension Successful Link Training to a Lower Link Rate #2: Iterate at Minimum Voltage Swing: HBR2 Extension Successful Link Training with Request of a Higher Pre-emphasis and Post Cursor 2 Setting During Channel Equalization Sequence Successful Link Training at Lower Link Rate Due to Loss of Symbol Lock During Channel Equalization Sequence: HBR2 Extension Unsuccessful Link Training at Lower Link Rate #1: Iterate at Max Voltage Swing: HBR2 Extension Unsuccessful Link Training at Lower Link Rate #2: Iterate at Minimum Voltage Swing: HBR2 Extension Unsuccessful Link Training due to Failure in Channel Equalization Sequence (loop count > 5): HBR2 Extension ( ) Additional DPCD Handling 1 ( ) Additional DPCD Handling 2 12
Unigraf DisplayPort CTS Tools
Unigraf DisplayPort CTS Tools Guide to Product Options Copyright This manual Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written permission of Unigraf Oy is
More informationHDMI 1.4 Source Compliance Tests ( ) (Pre-required hardware: or , Prerequired software: if is used)
HDMI 1.4 Source Compliance Tests (95-00062) (Pre-required hardware: 95-00083 or 95-00137, Prerequired software: 95-00138 if 95-00137 is used) Section 7.4: Source Protocol Tests Test ID 7-16: Legal Codes
More informationAll you need to know about
All you need to know about Summary DP capabilities and interoperatibility DP link components DP Sink components AUX Channel Physical Layer Link Training Link Layer CTS HDCP CTS Unigraf DP products Denicolai
More informationOverview. Installation Instructions. Teledyne LeCroy: quantumdata 980 Firmware Release 4.27 April 16, 2018 Release Notes
Teledyne LeCroy: quantumdata 980 Firmware Release 4.27 April 16, 2018 Release Notes Overview This document provides information on Release 4.27 of the firmware and External Manager software release for
More informationDP RefSink CTS Tool User Manual
DisplayPort Reference Sink CTS Tool User Manual DP RefSink CTS Tool User Manual Copyright This manual Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written permission
More informationQuick Operating Guide & Use Examples
Quick Operating Guide & Use Examples UCD-400 DisplayPort 1.4 Test Device with HBR3 Support 2018-01-02 UCD-400 Versatile Tool for DP 1.4 Users Capture and Source up to 8K@30 & 4K@120 video and audio Test
More informationAPPENDIX B. LICENSING
Electrical Test TSI Advanced TSI 2.2 CTS 2.2 Pro Default APPENDIX B. LICENSING The table below lists all functions in UFG-300 devices and the licensing scheme involved. Overview Input / Output Port HDMI
More informationAPPENDIX B. LICENSING
APPENDIX B. LICENSING The table below lists all functions in UFG-300 devices and the licensing scheme involved. Overview Input / Output Port HDMI Reference Sink (HDMI RX) DisplayPort Reference Sink (DPRX)
More informationHT-180 Handshake Tester for Quick Start Guide
HT-180 Handshake Tester for Quick Start Guide HT-180 assists in troubleshooting and trouble resolution of HDMI-related connection problems: Localizes HDCP interoperability failures Identifies bad EDIDs
More informationquantumdata TM 980 DisplayPort Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 5.
quantumdata TM 980 DisplayPort Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 5.4Gb/s Link Rates Key Features Run functional tests on DisplayPort displays and monitors
More informationquantumdata TM 980 DisplayPort HBR3 Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 8.
quantumdata TM 980 DisplayPort HBR3 Video Generator / Protocol Analyzer Module Video Generation and Analysis Testing up to 8.1Gb/s Link Rates Key Features Run functional tests on DisplayPort displays and
More informationAN-810 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION TE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/461-3113 www.analog.com EDID and HDCP Controller User s Guide for the AD9889 by Del Jones INTRODUCTION
More informationUCD Console for UCD-301 UCD-323
UCD Console for UCD-301 UCD-323 USER MANUAL UCD Console User Manual Copyright This manual, Copyright 2019 Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without a written
More informationUSB-C and DP Alt Mode Testing with Unigraf UCD
USB-C and DP Alt Mode Testing with Unigraf UCD-340 2017-07-13 Data, Power and Display in One Interface USB Type-C USB Type-C High Speed Data Power Management Display Connection Superior Features in USB-C
More informationUCD Console for UCD-400
UCD Console for UCD-400 User Manual UCD Console for UCD-400 User Manual Copyright This manual, Copyright 2018 Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without a written
More informationUCD Console for UCD-340
UCD Console for UCD-340 USER MANUAL UCD Console for UCD-340 User Manual Copyright This manual, Copyright 2018 Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without a written
More informationAgilent Digital Measurement Forum
Agilent Digital Measurement Forum HMDI 1.3 Agilent Solution Overview Media Agilent HDMI Solution Solution Overview Solution Specifics Agilent Total Solutions Test Point Access Assemblies (TPAs) Source
More informationHDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP
HDMI Electrical, Protocol Audio Video ( PAV ) and Content Protection, HDCP Application of ZX200 ZX201 ZX201L HDMI electrical testing Zebax offers high quality HDMI breakout adapters ( aka test boards )
More informationTA0356. USB Type-C and Power Delivery DisplayPort Alternate Mode. Technical article. Introduction
TA0356 Technical article USB Type-C and Power Delivery DisplayPort Alternate Mode Introduction The USB Type-C and Power Delivery specifications allow platforms equipped with USB Type-C ports to negotiate
More informationMulti Stream Transport (MST) Hub CSV-5400
Multi Stream Transport (MST) Hub CSV-5400 1 of 6 Introduction The DisplayPort (DP) Multi-Stream Hub enables you to connect up to four LCD monitors to a computer. For desktop users, adding extra monitors
More informationVideo Data processing & Decoder LVDS Tx LVDS Output formatting. Device Configuration & Status Registers. Figure 1: ANX3111 Block Diagram
ANX3111 Low Power DisplayPort to LVDS Converter with Single Channel 18-bpp Output Features All software compatible with AMD platform driver/bios stacks - Designed and fully tested with extensive APU-based
More informationConfiguration of the DP130 for edp Applications
Configuration of the DP130 for edp Applications ABSTRACT Overview The DP130 can be configured for an edp (embedded DP) (1, 2, or 4 lane) application with standard DP (not the extended output voltage levels
More informationQuantum Data Inc. 780B Video Generator/Analyzer Check out the new HDMI 2.0 features and Auto EDID test option!
Quantum Data Inc. 780B Video Generator/Analyzer Check out the new HDMI 2.0 features and Auto EDID test option! Quantum Data 780B - Overview Quantum Data Inc. 780B Video Generator/Analyzer Overview Quantum
More information1 Introduction Input and Output TMDS Control Pin Control Mode I2C Control Mode Sink Application Schematic...
PI3HDMI412AD PI3HDMI412AD HDMI Splitter Application Table of Contents 1 Introduction... 2 2 Input and Output TMDS Control... 2 2.1 Pin Control Mode... 2 2.2 I2C Control Mode... 3 3 Sink Application Schematic...
More informationUser Guide 980 HDMI Protocol Analyzer Module HDMI & MHL Source Compliance Tests NEED TO UPDATE FOR MHL TEST RESULTS
User Guide 980 HDMI Protocol Analyzer Module HDMI & MHL Source Compliance Tests NEED TO UPDATE FOR MHL TEST RESULTS Rev: A4 Page 1 August 5, 2013 Table of Contents 1 About the 980 HDMI Protocol Analyzer
More informationUFG-10 Family. Frame Grabbers. Easy Programming Guide. Windows
UFG-10 Family Frame Grabbers Easy Programming Guide Windows Introduction Copyright This manual, Copyright 2014 Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written
More informationSN65DSI86 SW Examples
Application Report December 30, 2013 SN65DSI86 SW Examples Mike Campbell CCI ABSTRACT The document contains examples of how to program the SN65DSI86 for different purposes. All examples in the document
More informationTektronix Innovation Forum
Tektronix Innovation Forum Enabling Innovation in the Digital Age DisplayPort 1.2 Spec Updates and overview of Physical layer conformance testing Presenter: John Calvin DisplayPort 1.2 Spec Updates Agenda
More informationDisplayPort HBR3 Protocol Analyzer
DisplayPort HBR3 Protocol Analyzer The ONLY tool on the market that does not rely on a reference sink or source and monitors BOTH the high speed main link and the Aux channel! Complete packet by packet
More informationDisplayPort Compliance Test Update
DisplayPort Compliance Test Update Katsuhiro Watanabe Granite River Labs kwatanabe@graniteriverlabs.com Agenda DP/DPC 1.4 Compliance Test DP 1.4 up-to-date requirements DP/DPC 1.4 Electrical Test Method
More information980 HDMI 2.0 Protocol Analyzer User Guide Rev: A7
980 HDMI 2.0 Protocol Analyzer User Guide Rev: A7 Page 1 November 7, 2016 Table of Contents 1 About the 980 HDMI 2.0 Protocol Analyzer Module 4 1.1 What makes the 980 HDMI 2.0 Protocol Analyzer Module
More information780 Handheld Test Instrument
Key features + benefits HDMI 1.3 video/audio output Pattern testing including deep color for HDMI inputs on HDTVs 24/30/36 bit at 1080p. HDMI 1.4a 3D Pattern Generation Supports Side-by-Side, Top-and-Bottom
More informationDisplayPort MegaCore. Altera Technology Roadshow 2013
DisplayPort MegaCore Altera Technology Roadshow 2013 Agenda DisplayPort Background Introducing DisplayPort MegaCore 2 DisplayPort Background Display Port: What is it? Next generation video display interface
More informationCH7210 Preliminary Brief Datasheet
Chrontel Preliminary Brief Datasheet DisplayPort to HDMI 2.0 Converter on USB Type C FEATURES Compliant with DisplayPort Alternate Mode on USB Type C standard Compliant with DisplayPort Specification version
More informationUSB Compliance Checklist
USB Compliance Checklist Peripheral Silicon (excluding hubs) July 19, 1999 USB Device Product Information Date July 19, 1999 Vendor Name Motorola Vendor Street Address Vendor City, State, Zip Vendor Phone
More informationDisplayPort 1.2 Automated Conformance Test Solutions
DisplayPort 1.2 Automated Conformance Test Solutions DP12, DP-AUX Datasheet Applications DisplayPort Debug, Characterization, and Compliance for: Silicon Validation Computer System Validation and Integration
More informationDesign Guidelines for Intel FPGA DisplayPort Interface
2018-01-22 Design Guidelines for Intel FPGA DisplayPort Interface AN-745 Subscribe The design guidelines help you implement the Intel FPGA DisplayPort IP core using Intel FPGA devices. These guidelines
More informationTeledyne LeCroy. Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing
Teledyne LeCroy DisplayPort Standard April, 2016 Teledyne LeCroy MOI for DisplayPort PHY CTS 1.2b Source Testing This document is provided "AS IS" and without any warranty of any kind, including, without
More informationUFG-10 MC. Frame Grabbers. Easy Programming Guide. Windows
UFG-10 MC Frame Grabbers Easy Programming Guide Windows Copyright Introduction This manual, Copyright 2014 Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part without written
More informationDisplayPort Testing Challenges
DisplayPort Testing Challenges U N Vasudev May 6 th 2013 Agenda DisplayPort Overview DisplayPort 1.2 updates DisplayPort 1.2 Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview
More informationidp TM (Internal DisplayPort TM ) Technology Overview
idp TM (Internal DisplayPort TM ) Technology Overview New Generation Large-Screen Display Internal Interface DisplayPort Developer Conference December 6, 2010 Westin Taipei Alan Kobayashi R&D Director,
More informationDisplayPort 1.4 TX Subsystem v1.0
DisplayPort 1.4 TX Subsystem v1.0 Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary.................................................................. 5 Unsupported
More informationManaging the Digital Connection
Managing the Digital Connection Strategies to Build Successful Systems 09 May 2013 Biju Pillai Senior Technical Manager, Middle East Extron Electronics Analog AV Signals Composite Video Y/C VGA / RGBHV
More informationCH7511B. CH7511B edp to LVDS Converter GENERAL DESCRIPTION
Chrontel Brief Datasheet edp to LVDS Converter FEATURES Supports Embedded DisplayPort (edp) Specification version 1.2. Support 2 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s link rate for notebook PC
More information780A Handheld Test Instrument. 780A HANDHELD TEST INSTRUMENT Now you can test 4K Ultra HD HDMI /60Hz
780A HANDHELD TEST INSTRUMENT Now you can test 4K Ultra HD HDMI 2.0 devices @ 50/60Hz (Note: Above image shown with optional 4-port board to support ACA passive monitoring.) The 780A Handheld Test Instrument
More informationVESA Display Standards Updates
VESA Display Standards Updates Jim Choate VESA Compliance Program Manager May 3, 2018 Agenda VESA Overview DisplayPort Market Adoption DisplayPort 1.4a Updates VESA Certified DisplayHDR New VESA Technology
More information1600p. SenseVision MST Hub USB Type C to DisplayPort 1.2 dual monitor. 2x Monitors from a single Type C output. Type C connector
Use up to 2x Monitors from a single Type C output SenseVision MST Hub USB Type C to DisplayPort 1.2 dual monitor Compatible with Thunderbolt over Type C source Compliant to DisplayPort 1.2a Spec, total
More informationKeysight N5990A-155 Display Port. User Guide
Keysight N5990A-155 Display Port User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More information780B Video Generator/Analyzer. 780B VIDEO GENERATOR/ANALYZER Test 4K Ultra HD HDMI /60Hz
780B VIDEO GENERATOR/ANALYZER Test 4K Ultra HD HDMI 2.0 devices @ 50/60Hz (Note: Above image shown with optional 4-port board to support ACA passive monitoring.) The is a portable multimedia generator
More informationMHL What is it? Quantum Data Inc Big Timber Road Elgin, IL USA Phone: (847)
MHL What is it? Mobile High-Definition Link (MHL) is a video interface derived from HDMI but targeted to provide an interface from mobile devices like smart phones to TVs or other displays. The MHL standard
More informationFeatures. Applications. STDP4020, STDP4010 DisplayPort receiver Rev 3
DisplayPort receiver Rev 3 Data brief Features Enhanced DisplayPort (DP) receiver DP 1.1a compliant Embedded DisplayPort (edp) compliant 1, 2, or 4 lanes Higher bandwidth Turbo mode (3.24 Gbps per lane),
More information780B Video Generator/Analyzer. 780B VIDEO GENERATOR/ANALYZER Test 4K Ultra HD HDMI /60Hz
780B VIDEO GENERATOR/ANALYZER Test 4K Ultra HD HDMI 2.0 devices @ 50/60Hz (Note: Above image shown with optional 4-port board to support ACA passive monitoring.) The 780B Video Generator/Analyzer is a
More informationDisplayPort Protocol Analyzer VA Instruction Manual. Ver.1.01
DisplayPort Protocol Analyzer VA-1835 Instruction Manual Ver.1.01 DisplayPort Protocol Analyzer VA-1835 Instruction Manual 2012.7 Ver.1.01 ASTRODESIGN,Inc Contents BEFORE USE...v Chapter 1 Concerning
More informationAMD E8870 4GB PCIEX16 Mini DP X4 Low profile ER24FL-SK4 GFX-AE8870L16-5J
AMD E8870 4GB PCIEX16 Mini DP X4 Low profile ER24FL-SK4 GFX-AE8870L16-5J MPN : 1A1-E000236ADP Embedded PCIe Graphics 4 x Mini DP with cable locking REV 1.0 Page 2 of 15 2016 CONTENTS 1. Specification...
More informationDisplayPort 1.4 Webinar
DisplayPort 1.4 Webinar Test Challenges and Solution Yogesh Pai Product Manager - Tektronix 1 Agenda DisplayPort Basics Transmitter Testing Challenges DisplayPort Type-C Updates Receiver Testing Q and
More informationTest Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW
Test Solutions for DisplayPort 1.2b Automated Conformance and Embedded DisplayPort Conformance SW Adds DP++ Clock jitter and eye diagram tests as per DP1.2b CTS Adds DP-AUX Manchester Channel Eye Diagram
More informationTerminal Command VA Instruction Manual. Ver.1.02
Terminal Command -83 Instruction Manual Ver..02 Terminal Command -83 Instruction Manual 202.3 Ver..02 ASTRODESIGN,Inc Contents Contents...i Concerning the configuration of this manual... iii Concerning
More informationquantumdata 780E Video Generator / Protocol Analyzer for HDMI, DisplayPort & HDBaseT
quantumdata Video Generator / Protocol Analyzer for HDMI, DisplayPort & Key Features HDMI, and DispIayPort (DP optional on p/n 00-00251) input and output ports for testing both source and devices as well
More informationKeysight N5990A DisplayPort Extended Tests Embedded DisplayPort
Keysight N5990A DisplayPort Extended Tests Embedded DisplayPort Calibration and Test Procedure Descriptions User Guide Notices Keysight Technologies 2018 No part of this manual may be reproduced in any
More informationOptical Data Interface ODI-2 Transport Layer Preliminary Specification
Optical Data Interface O-2 Transport Layer Preliminary Specification Revision 2, Date 180420 The O Specification is managed by the AXIe Consortium. For more information about O, go to http://axiestandard.org/odispecifications.html
More informationHDMI_RX_HSMC. Terasic HDMI Video Receiver Daughter Board User Manual
HDMI_RX_HSMC Terasic HDMI Video Receiver Daughter Board User Manual 1 CONTENTS Chapter 1 Introduction... 2 1.1 About the KIT... 2 1.2 Assemble the HDMI_RX_HSMC Board... 3 1.3 Getting Help... 4 Chapter
More informationCH7212 Brief Datasheet
Chrontel Brief Datasheet DisplayPort to VGA Converter on USB Type C FEATURES Compliant with DisplayPort Alternate Mode on USB Type C standard Compliant with DisplayPort Specification version 1.3 and Embedded
More informationDVI Detective Plus. EXT-DVI-EDIDP User Manual
DVI Detective Plus EXT-DVI-EDIDP User Manual INTRODUCTION Congratulations on your purchase of the DVI Detective Plus. Your complete satisfaction is very important to us. Gefen Gefen delivers innovative,
More informationLogiCORE IP DisplayPort v2.3
LogiCORE IP DisplayPort v23 DS802 June 22, 2011 Introduction The Xilinx LogiCORE IP DisplayPort interconnect protocol is designed for transmission and reception of serial-digital video at two standard
More informationUser Guide. 980 DisplayPort Link Layer Sink Compliance Tests
User Guide 980 DisplayPort Link Layer Sink Compliance Tests Rev: A1 Page 1 March 24, 2017 Table of Contents 1 Overview 3 1.1 Scope of this User Guide 3 1.2 Changes to this User Guide 4 1.3 What options
More informationHDMI Protocol Analyzer VA Terminal Command Instruction Manual. Ver.1.00
HDMI Protocol Analyzer -82 Terminal Command Instruction Manual Ver..00 HDMI Protocol Analyzer -82 Terminal Command Instruction Manual 207.3 Ver..00 ASTRODESIGN,Inc. Contents Contents... i Configuration
More informationDisplayPort Solutions-Customer Presentation
DisplayPort Solutions-Customer Presentation DisplayPort 1.2 Spec Update Agenda DisplayPort 1.2 Overview DisplayPort Transmitter Testing What s New: T2, TP3, TP3EQ Physical Layer Test Overview for DP1.2
More informationDisplayPort 1.4 and Type-C Compliance/Debug Solution
DisplayPort 1.4 and Type-C Compliance/Debug Solution Optional signal validation helps to detect anomalies quickly in the signal Reports available in mht, pdf and csv formats for advanced data analysis
More information780E Multi-Protocol Analyzer / Generator for HDMI, DisplayPort and HDBaseT User Guide Rev: A7
780E Multi-Protocol Analyzer / Generator User Guide Page 1 780E Multi-Protocol Analyzer / Generator for HDMI, DisplayPort and HDBaseT User Guide Rev: A7 780E Multi-Protocol Analyzer / Generator User Guide
More information780A APPLICATION NOTE HDBaseT FUNCTIONAL TESTING IN THE FIELD
780A APPLICATION NOTE HDBaseT FUNCTIONAL TESTING IN THE FIELD One of the most vexing problems facing A/V professionals is distributing high quality HD video throughout a residence, corporate enterprise,
More informationReference Manual DOC. REV. 1.1 AUG 2016 VL-EPH-V6
Reference Manual DOC. REV. 1.1 AUG 2016 VL-EPH- Mini DisplayPort to LVDS Adapter WWW.VERSALOGIC.COM 12100 SW Tualatin Road Tualatin, OR 97062-7341 (503) 747-2261 Fax (971) 224-4708 Copyright 2016 VersaLogic
More informationHDMI Protocol Analyzer VA-1831 QUICK REFERENCE. Ver.1.00
HDMI Protocol Analyzer VA-1831 QUICK REFERENCE Ver.1.00 HDMI Protocol Analyzer VA-1831 QUICK REFERENCE 2011.4 Ver.1.00 ASTRODESIGN,Inc Contents 1 Measuerement of output from a source device... 1 1.1
More informationHDMI_TX_HSMC. Terasic HDMI Video Transmitter Daughter Board User Manual
HDMI_TX_HSMC Terasic HDMI Video Transmitter Daughter Board User Manual 1 CONTENTS Chapter 1 Introduction... 2 1.1 About the KIT... 2 1.2 Assemble the HDMI_TX_HSMC Board... 3 1.3 Getting Help... 4 Chapter
More informationCH7211A Brief Datasheet
Chrontel Brief Datasheet DisplayPort to HDMI 2.0 Converter on USB Type C FEATURES Compliant with DisplayPort Alternate Mode on USB Type C standard Compliant with DisplayPort Specification version 1.3 and
More informationHDMI2.0a Protocol Analyzer VA March 2016 ASTRODESIGN, Inc.
HDMI2.0a Protocol Analyzer VA-1842 March 2016 ASTRODESIGN, Inc. What do you need? 1. Want to check Video Timing 2. Want to check Video Data 3. Want to check Audio 4. Want to check InfoFrame and Packet
More informationAMD E8860 2GB PCIEx16 Mini DP X6 GFX-AE8860F16-5J
AMD E8860 2GB PCIEx16 Mini DP X6 GFX-AE8860F16-5J MPN NUMBERS: 1A1-E000188ADP Embedded PCIe Graphics 6 x Mini DP with cable locking CONTENTS 1. Spe c ification... 2. Fun ctional 3 Overview... 4 2.1. Memory
More informationCH7215 Brief Datasheet
Chrontel Brief Datasheet DisplayPort to SDTV/HDTV Converter on USB Type C FEATURES Compliant with DisplayPort Alternate Mode on USB Type C standard Compliant with DisplayPort Specification version 1.3
More informationAMD HD7750 2GB PCIEx16
AMD HD7750 2GB PCIEx16 ADVANTECH MODEL: GFX-AH7750L16-5J MPN number: 1A1-E000130ADP Performance PCIe Graphics 4 x Mini DP CONTENTS 1. Specification... 3 2. Functional Overview... 4 2.1. Memory Interface...
More informationCH7515. CH Lane edp to 4 Channel LVDS Monitor Controller GENERAL DESCRIPTION
Chrontel Brief Datasheet 4 Lane edp to 4 Channel LVDS Monitor Controller FEATURES Supports Embedded DisplayPort (edp) Specification version 1.2. Support 4 Main Link Lanes at either 1.62Gb/s or 2.7Gb/s
More informationCH7517 Brief Datasheet
Chrontel DisplayPort to VGA Converter Brief Datasheet FEATURES Compliant with DisplayPort specification version 1.2 and Embedded DisplayPort (edp) specification version 1.3. Support 2 Main Link Lanes at
More information13 Auxiliary Channel Analyzer
13 Auxiliary Channel Analyzer Topics in the chapter: Auxiliary Channel Analyzer Overview Setting up the ACA Running the ACA application using the command line 881/882 Video Test Generator User Guide (Rev
More information1 Introduction Overview Quick Start Circuit Description Mode Selection I2C Address and I2C Bus...
PI3WVR31313A Demo Board Rev.A User Manual by WM Zhu Table of Contents 1 Introduction...2 2 Overview...2 3 Quick Start...3 4 Circuit Description...4 4.1 Mode Selection...4 4.2 I2C Address and I2C Bus...4
More informationKeysight N5990A Type-C Extension. User Guide
Keysight N5990A Type-C Extension User Guide Notices Keysight Technologies 2017 No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation
More informationPCI Express 1.0a and 1.1 Add-In Card Transmitter Testing
Abstract PCI Express 1.0a and 1.1 Add-In Card Transmitter Testing Joan Gibson November 2006 SR-TN062 Add-in cards designed for PCI Express require numerous tests to assure inter-operability with different
More informationUFG-10 MC. Frame Grabbers LINUX SOFTWARE PROGRAMMING GUIDE. Customized Property
UFG-10 MC Frame Grabbers LINUX SOFTWARE PROGRAMMING GUIDE Customized Property General Copyright This manual, Copyright 2014 Unigraf Oy. All rights reserved Reproduction of this manual in whole or in part
More information1. Digital extender logo is our own trademark of RTcom USA.,Inc.
Total Digital Connectivity Solutions User s Manual 1x2 HDMI Distribution Amplifier HD-D102N Cautions: 1. Digital extender logo is our own trademark of RTcom USA.,Inc. 2. Any of the products may be changed
More informationHello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used
Hello, and welcome to this presentation of the STM32 I²C interface. It covers the main features of this communication interface, which is widely used to connect devices such as microcontrollers, sensors,
More informationConverting to Digital Video
Converting to Digital Video Why converting to Digital? Isn t all Video Displayed Evidence digital? Crime Scene Pictures Animations Video Images Imaged Documents Imaged Documents Forensics Technology
More informationAMD HD7750 PCIe ADD-IN BOARD. Datasheet (GFX-A3T2-01FST1)
AMD HD7750 PCIe ADD-IN BOARD Datasheet (GFX-A3T2-01FST1) CONTENTS 1. Feature... 3 2. Functional Overview... 4 2.1. Memory Interface... 4 2.2. Memory Aperture Size... 4 2.3. Avivo Display System... 5 2.4.
More informationUHBX-3S/6S and UHBX-6S
Software GUI User s Manual EDID & Configuration Manager Software UHBX-3S/6S and UHBX-6S CUSTOMER SUPPORT INFORMATION FREE support, Call 714-641-6607 or email support@hallresearch.com Hall Research, 1163
More informationRapidIO TM Interconnect Specification Part 7: System and Device Inter-operability Specification
RapidIO TM Interconnect Specification Part 7: System and Device Inter-operability Specification Rev. 1.3, 06/2005 Copyright RapidIO Trade Association RapidIO Trade Association Revision History Revision
More informationAn Efficient Verification Framework for Audio/Video Interface Protocols
An Efficient Verification Framework for Audio/Video Interface Protocols Noha Shaarawy 1, Mustafa Khairallah, Khaled Khalifa, Hany Salah, Amr Salah and Maged Ghoneima 2 1 Boost Valley, Cairo 11361, Egypt,
More informationBooster for HDMI with EDID Detective
Audio 3GSDI Embedder Booster for HDMI with EDID Detective EXT-HDBOOST-141 User Manual Release A4 3GSDI Booster Audio for HDMI Embedder with EDID Detective Operating Notes The Gefen Booster for HDMI with
More informationDVI Extra Long Range Extender
DVI Extra Long Range Extender EXT-DVI-ELR User Manual www.gefen.com ASKING FOR ASSISTANCE Technical Support: Telephone (818) 772-9100 (800) 545-6900 Fax (818) 772-9120 Technical Support Hours: 8:00 AM
More informationPMBus Power System Management Protocol Specification Part I General Requirements, Transport And Electrical Interface
PMBus Power System Management Protocol Specification Part I General Requirements, Transport And Electrical Interface Revision 1.0 28 March 2005 www.powersig.org 2005 System Management Interface Forum,
More informationTest & Troubleshoot HDbaseT Systems with Quantum Data 780A Handheld Test Instrument for HDMI
Control Your Video VIDEO WALLS VIDEO PROCESSORS VIDEO MATRIX SWITCHES EXTENDERS SPLITTERS WIRELESS CABLES & ACCESSORIES Test & Troubleshoot HDbaseT Systems with Quantum Data 780A Handheld Test Instrument
More informationEDID & Configuration Manager Software for the UHBX-3S
Software GUI User s Manual EDID & Configuration Manager Software for the UHBX-3S CUSTOMER SUPPORT INFORMATION FREE support, Call 714-641-6607 or email support@hallresearch.com Hall Research, 1163 Warner
More informationTable 21. OOB signal transmitter requirements Idle time minimum. maximum 175 ns
To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 28 June 2002 Subject: T10/02-198r4 SAS OOB timing T10/02-198r4 SAS OOB timing Revision History Revision 0 (20 May 2002) first revision
More informationOptical Data Interface ODI-2 Transport Layer Preliminary Specification. Revision Date
Optical Data Interface O-2 Transport Layer Preliminary Specification Revision Date 171002 2 O 3-part Specification O-2.1: High-Speed Formats 8 to 16 bit data formats Packing Methods Optimized for SDR &
More information280 Test Set Video Generator / Analyzer Quick Start Guide
280 Test Set Quick Start Guide Page 1 280 Test Set Video Generator / Analyzer Quick Start Guide Rev: 3 280 Test Set Quick Start Guide Page 2 Table of Contents 1 Overview of the 280G & 280A Test Set 3 1.1
More information