2-Ch RAID0 (NVMe-IP) Demo Instruction Rev May-18
|
|
- Linette Wilkerson
- 5 years ago
- Views:
Transcription
1 2-Ch RAID0 (NVMe-IP) Demo Instruction Rev May-18 This document describes the instruction to run 2-ch RAID0 by using NVMe-IP on FPGA development board and AB17-M2FMC board. The demo is designed to write/verify data with two M.2 NVMe SSDs as RAID0 operation. It is recommended to use same SSD model for both SSDs. User controls test operation through Serial console. 1 Environment Requirement To run the demo on FPGA development board, please prepare following environment. 1) FPGA Development board: KCU105 2) PC installing Xilinx programmer software (Vivado) and Serial console software such as HyperTerminal 3) AB17-M2FMC board, provided by Design Gateway 4) Xilinx power adapter for FPGA board 5) Two M.2 NVMe SSDs, inserting to M.2 connector on AB17 6) Two micro USB cables for programming FPGA and Serial console, connecting between FPGA board and PC Figure 1-1 NVMe-IP RAID0 demo setup by AB17 on KCU May-18 Page 1
2 2 Demo setup 1) Power off system. 2) Connect two M.2 NVMe SSDs to Drive#1 and #2 connector on AB17-M2FMC. 3) Connect AB17-M2FMC to HPC connector (J22) on KCU105, as shown in Figure 2-1. Figure 2-1 Connect AB17 to FPGA board 4) Connect two micro USB cables between FPGA board and PC for FPGA programming and Serial console. Figure 2-2 USB cable connection 31-May-18 Page 2
3 5) Turn on power switch of AB17-M2FMC and FPGA development board, as shown in Figure 2-3. Figure 2-3 Turn on power switch 6) On PC, there are two additional COM ports from FPGA connection, as shown in Figure 2-4. Open Serial console program such as TeraTerm, HyperTerminal to connect with Standard COM port for running the demo. On Serial console, set Buad rate=115,200, Data=8 bit, Non-Parity, Stop=1. Figure 2-4 Two COM ports from FPGA connection 31-May-18 Page 3
4 7) Set VADJ of FMC. Open Serial console to connect with Enhanced COM port (Buad rate=115,200 Data=8 bit Non-Parity Stop=1). The console shows System Controller menu, as shown in Figure 2-5. To set VADJ of FMC to 1.8V, the following step is recommended. (1) Input 4 to select Adjust FMC Settings. (2) Input 4 to set FMC VADJ to 1.8V. (3) Input 0 to return to Main Menu. (4) Input 2 to get PMBUS Voltages. (5) Input 7 to get VADJ1V8 Voltage. The output voltage of this menu must be equal to 1.8V to confirm that VADJ has been set completely. For more details of System Controller, please check UG917 KCU105 Board User Guide in section Appendix C: System Controller. u105-eval-bd.pdf Note: If Serial console is opened after power-on board for long time, the main menu of System controller may not be displayed on the console. User can input 4 to select Adjust FMC settings menu. Figure 2-5 Setting VADJ of FMC 31-May-18 Page 4
5 8) Use Vivado tool to download configuration file, as shown in Figure 2-6. Figure 2-6 Programmed by Vivado 9) Check LED status on FPGA board. The description of LED is as follows. GPIO LED ON OFF 0 Normal operation SSD is not good status 1 System is busy Idle status 2 IP Error detect Normal operation 3 Data verification fail Normal operation Table 2-1 LED Definition 31-May-18 Page 5
6 10) After programming completely, LED[0] and LED[1] are ON during RAID0 initialization process. Then, LED[1] changes to OFF after RAID0 completes initialization process and system is ready to receive command from user. After that, main menu is displayed as shown in Figure 2-8. Figure 2-7 LED status after program configuration file and RAID0 initialization complete Figure 2-8 Main menu after program configuration file and RAID0 initialization complete 31-May-18 Page 6
7 3 Test Menu 3.1 Identify Command Select 0 to send Identify command to RAID0. When operation is completed, all information is displayed on the console, i.e. 1) SSD model number for two channels. 2) RAID0 capacity which is output value from RAID0 block. The value is equal to two times of CH#0 SSD capacity. Figure 3-1 Result from Identify Command menu 31-May-18 Page 7
8 3.2 Write Command Select 1 to send Write command to RAID0. Three inputs are required for this menu. 1) Start LBA: Input start address of RAID0 in sector unit. The input is decimal unit when input only digit number. User can add 0x to be prefix when input is hexadecimal unit. 2) Sector Count: Input total transfer size in sector unit. The input is decimal unit when input only digit number. User can add 0x to be prefix when input is hexadecimal unit. 3) Test pattern: Select test pattern of test data for writing to RAID0. Five types can be selected, i.e. 32-bit increment, 32-bit decrement, all 0, all 1, and 32-bit LFSR counter. As shown in Figure 3-2, if all inputs are valid, the operation will be started. During writing data, current transfer size is displayed to the console every second to show that system still be alive. Finally, test performance, total size, and total time usage are displayed on the console as test result. Figure 3-2 Input and result of Write Command menu 31-May-18 Page 8
9 Figure 3-3 Example Test data in sector#0 and #1 of 2 devices by LFSR pattern Test data of each sector has different 64-bit header which consists of 48-bit LBA address and 16-bit all 0 value. 48-bit LBA address is unique value for each sector. After that, the test pattern is filled following user selection such as 32-bit LFSR pattern (as shown in Figure 3-3) Stripe size in 2-ch RAID0 demo is 1 sector (512-byte). So, the 1 st sector of RAID0 is mapped to the 1 st sector in Disk#0 and the 2 nd sector of RAID0 is mapped to the 1 st sector in Disk#1. The header of each sector shows LBA address of RAID0. As shown in Figure 3-3, the header of the 1 st sector in Disk#0 and Disk#1 are equal to 0 and 1, and the header of the next sector for Disk#0 and Disk#3 are equal to 2 and May-18 Page 9
10 Figure 3-4 Figure 3-6 shows error message when user input is invalid. Invalid input message is displayed on the console, and then returns to main menu to receive new command. Figure 3-4 Invalid Start LBA input Figure 3-5 Invalid Sector count input Figure 3-6 Invalid Test pattern input 31-May-18 Page 10
11 3.3 Read Command Select 2 to send Read command to RAID0. Three inputs are required for this menu. 1) Start LBA: Input start address of RAID0 in sector unit. The input is decimal unit when input only digit number. User can add 0x to be prefix when input is hexadecimal unit. 2) Sector Count: Input total transfer size in sector unit. The input is decimal unit when input only digit number. User can add 0x to be prefix when input is hexadecimal unit. 3) Test pattern: Select test pattern to verify data from RAID0. Test pattern must be matched with the test pattern which is used during write test. Five types can be selected, i.e. 32-bit increment, 32-bit decrement, all 0, all 1, and 32-bit LFSR counter. Similar to Write command menu, if all inputs are valid, test system will read data from RAID0. During reading data, current transfer size is displayed on the console every second. Finally, test performance, total size, and total time usage are displayed after end of transfer. Invalid input will be displayed if some inputs are out-of-range. Figure 3-7 Input and result of Read Command menu Figure 3-8 and Figure 3-9 show error message when data verification is failed. Verify fail is displayed with error address, expected data, and read data. User can press any key to cancel read operation or wait until all read process complete. If read process is completed, output performance from read process will be displayed. In case of cancel operation, the previous command does not complete in good sequence. It is recommended to power-off/on AB17 and press RESET button to restart system. 31-May-18 Page 11
12 Figure 3-8 Data verification is failed but wait until read complete Figure 3-9 Data verification is failed and press any key to cancel operation 31-May-18 Page 12
13 4 Revision History Revision Date Description Oct-17 Initial version release May-18 Update AB17 board 31-May-18 Page 13
NVMe-IP by AB17 Demo Instruction Rev1.0 4-May-18
NVMe-IP by AB17 Demo Instruction Rev1.0 4-May-18 This document describes the instruction to run NVMe-IP demo on FPGA development board by using AB17-M2FMC board. The demo is designed to write/verify data
More informationHCTL-IP RAID0x8 DDR Demo Instruction Rev1.0 8-Mar-18
HCTL-IP RAID0x8 DDR Demo Instruction Rev1.0 8-Mar-18 This document describes the instruction to run 8-ch RAID0 with DDR by using SATA HCTL-IP. To run the demo, FPGA development board and AB09-FMCRAID board
More informationNVMe-IP DDR Demo Instruction Rev Apr-18
NVMe-IP DDR Demo Instruction Rev1.0 19-Apr-18 This document describes the instruction to run NVMe-IP with DDR demo on FPGA development board by using AB16-PCIeXOVR board. The demo is designed to write/verify
More informationSATA Host-IP Demo Instruction Rev Jan-18
SATA Host-IP Demo Instruction Rev1.6 15-Jan-18 This document describes the instruction to run SATA Host-IP demo on FPGA development board and AB09-FMCRAID board. The demo is designed to write/verify data
More informationNVMe-IP Demo Instruction Rev Nov-17
NVMe-IP Demo Instruction Rev2.1 30-Nov-17 This document describes the instruction to run NVMe-IP demo on FPGA development board by using AB16-PCIeXOVR board. The demo is designed to write/verify data with
More informationSATA Storage Duplicator Instruction on KC705 Rev Sep-13
SATA Storage Duplicator Instruction on KC705 Rev1.0 24-Sep-13 This document describes the step to run SATA Duplicator Demo for data duplication from one SATA disk to many SATA disk by using Design Gateway
More informationSATA-IP Host Demo Instruction on SP605 Rev Jan-10
SATA-IP Host Demo Instruction on SP605 Rev1.0 21-Jan-10 This document describes SATA-IP Host evaluation procedure using SATA-IP Host reference design bit-file. 1 Environment For real board evaluation of
More informationSATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14
SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14 This document describes SATA-IP Bridge evaluation procedure using bit file from Bridge reference design on AC701 board. 1 Environment For real board
More informationStratix4 GX SATA3 RAID Demo Instruction Rev Oct-12
Stratix4 GX SATA3 RAID Demo Instruction Rev1.0 31-Oct-12 This document describes the instruction to run 4-ch RAID0 of SATA3-IP demo on Stratix IV GX development board. 1 Environment Setup To run RAID demo,
More informationSATA-IP Device Demo Instruction on AC701 Rev Apr-14
SATA-IP Device Demo Instruction on AC701 Rev1.0 11-Apr-14 This document describes SATA-IP Device evaluation procedure on AC701 using SATA-IP Device reference design bit-file. 1 Environment For real board
More informationRAID prototype system introduction. SATA-IP RAID prototype system for Xilinx FPGA. 3 September 2018 Design Gateway Page 1.
RAID prototype system introduction Ver1.3E - RAID prototype system for Xilinx FPGA 3 September 2018 Design Gateway Page 1 System Outline RAID prototype for the latest Xilinx FPGA Use RAID adapter board
More informationUSB3H-IP(USB3.0 Host function IP) demo manual Rev 1.4 E / 2 May, 2017
USB3H-IP(USB3.0 Host function IP) demo manual Rev 1.4 E / 2 May, 2017 This document describes USB3H-IP (USB3.0 host function IP-Core) evaluation procedure using Intel evaluation board (CycloneIV GX board,
More informationTOE1G-IP Two-Port Demo Instruction
TOE1G-IP Two-Port Demo Instruction Rev1.2 2-Sep-16 1 Environment Setup As shown in Figure 1 Figure 2, to run TOE1G-IP FTP demo, please prepare 1) FPGA Development board (AC701/KC705/ZC706) 2) ISE ver 14.4
More informationTOE1G-IP Multisession Demo Instruction Rev May-17
TOE1G-IP Multisession Demo Instruction Rev1.0 18-May-17 This document describes the instruction to show 1Gb Ethernet data transfer between FPGA board and PC. PC can run up to eight test applications for
More informationUSB3D-IP (USB3.0-Device function IP) demo manual Rev 1.3E / 15 May, 2015
USB3D-IP (USB3.0-Device function IP) demo manual Rev 1.3E / 15 May, 2015 This document describes USB3D-IP (USB3.0 device function IP-Core) evaluation procedure using Altera evaluation board (CycloneIV
More informationNVMe-IP Introduction for Xilinx Ver1.8E
NVMe-IP Introduction for Xilinx Ver1.8E Direct connection between latest NVMe SSD and FPGA Optimal Solution for Data Recording Application! Page 1 NVMe SSD Overview Agenda SSD Trends Merit of NVMe SSD
More informationSATA-IP Host reference design on KC705 manual
SATA-IP Host reference design on KC705 manual Rev1.3 11-Feb-13 1. Introduction Serial ATA (SATA) is an evolutionary replacement for the Parallel ATA (PATA) physical storage interface. SATA interface increases
More informationNVMe-IP for PLDA PCIe reference design manual
NVMe-IP for PLDA PCIe reference design manual Rev1.1 9-Oct-18 1 NVMe NVM Express (NVMe) defines interface for the host controller to access solid state drives (SSD) through PCI Express. NVM Express optimizes
More informationNVMe-IP Linux reference design manual Rev Feb-18
1 Introduction NVMe-IP Linux reference design manual Rev1.0 15-Feb-18 To design the hardware in FPGA, there are many design solutions for user application. First solution is using pure hardware logic without
More informationFAT32-IP for SATA reference design manual
FAT32-IP for SATA reference design manual Rev1.0 4-Oct-17 1. Introduction In the hardware system, data stream can be stored to the disk by using raw data or file system. Using raw data, the data is allocated
More informationFigure 1 SATA Communication Layer
SATA-IP Host reference design on VC707 manual Rev1.0 21-Apr-14 1. Introduction Serial ATA (SATA) is an evolutionary replacement for the Parallel ATA (PATA) physical storage interface. SATA interface increases
More informationNVMe-IP reference design manual
1 NVMe NVMe-IP reference design manual Rev3.0 19-Jul-18 NVM Express (NVMe) defines the interface for the host controller to access solid state drive (SSD) by PCI Express. NVM Express optimizes the process
More informationNVMe-IP DDR reference design manual Rev Apr-18
1 Introduction NVMe-IP DDR reference design manual Rev1.0 17-Apr-18 NVMe-IP demo (no DDR) TestGen 128 TXFIFO 128 128 RXFIFO 128 NVMe-IP Integrated Block for PCIe NVMe SSD NVMe-IP demo (with DDR) 128 128
More information2-ch RAID0 Design (NVMe-IP) reference design manual Rev1.0 2-Oct-17
2-ch RAID0 Design (NVMe-IP) reference design manual Rev1.0 2-Oct-17 1 Introduction Figure 1-1 RAID0 by 2 SSDs Data Format RAID0 system uses multiple storages to extend total storage capacity and increase
More informationTOE1G-IP FTP Server Demo Instruction
TOE1G-IP FTP Server Demo Instruction Rev1.1 2-Sep-16 1 Environment Setup As shown in Figure 1 - Figure 2, to run TOE1G-IP FTP demo, please prepare 1) FPGA Development board (KC705/ZC706) 2) ISE ver 14.4
More informationHCTL-IP RAID0x8 DDR reference design manual Rev Mar-18
HCTL-IP RAID0x8 DDR reference design manual Rev1.0 13-Mar-18 1 Introduction 8xSATA HCTL-IP + RAID0 Controller 0-15 RAID0 capacity = 8 x Device capacity Stp: Stripe 0 8 1 9 2 10 3 11 4 12 5 13 6 14 7 15
More informationTOE10G-IP Demo on VC707 Instruction Rev Jun-14
TOE10G-IP Demo on VC707 Instruction Rev1.0 13-Jun-14 This document describes the instruction to run TOE10G-IP for transferring 10-Gb data between VC707 development board and PC through 10Gigabit Ethernet.
More informationdg_satahostip_refdesign_intel_en.doc
1. Overview SATA Host-IP reference design manual Rev1.2 14-Nov-17 HSATAIPTest TestPatt Generator Data Verification 32-bit TxData 32-bit RxData U2IPFIFO (512x32) IP2UFIFO (512x32) dgif types (DATA) HSATAIP
More informationFigure 1 SATA Communication Layer
SATA-IP Bridge reference design on AC701 manual Rev1.0 9-May-14 1. Introduction Serial ATA (SATA) is an evolutionary replacement for the Parallel ATA (PATA) physical storage interface. SATA interface increases
More informationOctober 9, 2018 Product Specification Rev1.1. Core Facts. Documentation. Design File Formats. Additional Items
October 9, 2018 Product Specification Rev1.1 Design Gateway Co.,Ltd 54 BB Building 14 th Fl., Room No.1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110 Phone: 66(0)2-261-2277 Fax: 66(0)2-261-2290
More informationTB-FMCL-MIPI with display B101UAN01.7 Application Note
TB-FMCL-MIPI with display B101UAN01.7 Application Note 1 Revision History Version Date Description Publisher 3/03/2016 Initial release MT 2 Table of Contents 1. Overview and Clarifications... 5 1.1. Jumper
More informationNVMe-IP Introduction for Xilinx Ver1.7E
NVMe-IP Introduction for Xilinx Ver1.7E Direct connection between latest NVMe SSD and FPGA Optimal Solution for Recording Application! Page 1 NVMe SSD Overview Agenda SSD Trends Merit of NVMe SSD for embedded
More informationMay 7, 2018 Product Specification Rev2.3. Core Facts. Documentation Design File Formats
May 7, 2018 Product Specification Rev2.3 Design Gateway Co.,Ltd 54 BB Building 14 th Fl., Room No.1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110 Phone: 66(0)2-261-2277 Fax: 66(0)2-261-2290
More informationAvnet Zynq Mini Module Plus Embedded Design
Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2
More informationTB-FMCL-MIPI with camera OV13850CLGA-BSI_AA Application Note
TB-FMCL-MIPI with camera OV13850CLGA-BSI_AA Application Note 1 Revision History Version Date Description Publisher 3/03/2016 Initial release MT 2 Table of Contents 1. Overview and Clarifications... 5 1.1.
More informationMAXREFDES44# MicroZed Quick Start Guide
MAXREFDES44# MicroZed Quick Start Guide Rev 0; 5/15 Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit
More informationCore Facts. Documentation Design File Formats. Verification Instantiation Templates Reference Designs & Application Notes Additional Items
January 18, 2018 Product Specification Rev2.2 Design Gateway Co.,Ltd 54 BB Building 14 th Fl., Room No.1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110 Phone: (+66) 02-261-2277 Fax:
More informationUSB3.0-IP Core intruduction
USB3.0 Host & Device IP Ver1.7XE Supports Virtex6/Spartan6 Enchant your product with SuperSpeed! 2012/7/11 Design Gateway Page 1 USB3.0-IP Core intruduction IP Core to support USB3.0 SuperSpeed for Host
More informationAC701 Built-In Self Test Flash Application April 2015
AC701 Built-In Self Test Flash Application April 2015 XTP194 Revision History Date Version Description 04/30/14 11.0 Recompiled for 2015.1. Removed Ethernet as per CR861391. 11/24/14 10.0 Recompiled for
More informationSerial to LANC Adapter User s Guide
Serial to LANC Adapter User s Guide Thank you for purchasing our controller product. The following information will help you successfully connect this controller board and get it running in your application.
More informationAC701 Ethernet Design Creation October 2014
AC701 Ethernet Design Creation October 2014 XTP223 Revision History Date Version Description 10/08/14 9.0 Regenerated for 2014.3. 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1.
More informationAC701 Ethernet Design Creation June 2014
AC701 Ethernet Design Creation June 2014 XTP223 Revision History Date Version Description 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1. 12/18/13 5.0 Regenerated for 2013.4.
More informationSMART Self-Test Reference for P400e SATA SSDs
Introduction SMART Self-Test Reference for P400e SATA SSDs Introduction This technical note describes the self-test modes, commands, values, and result checks for the self-monitoring, analysis, and reporting
More informationKCU GBASE-KR Ethernet TRD User Guide
KCU1250 10GBASE-KR Ethernet TRD User Guide KUCon-TRD05 Vivado Design Suite Revision History The following table shows the revision history for this document. Date Version Revision 04/13/2015 2016.1 Replaced
More informationJESD204B Xilinx/IDT DAC1658D-53D interoperability Report
[Interoperability Report] Rev 0.4 Page 1 of 14 JESD204B Xilinx/IDT DAC1658D-53D interoperability Report [Interoperability Report] Rev 0.4 Page 2 of 14 CONTENTS INTRODUCTION... 3 SCOPE... 3 HARDWARE...
More informationSD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
SD series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents Industrial Micro SD card LIST OF FIGURES... 5 1. PRODUCT
More informationSATA-IP Introduction. Agenda
Introduction Ver1.3E Support Virtex-6/Spartan-6! Magician of the Storage! 2012/7/31 Design Gateway Page 1 Agenda SATA Overview Summary, Features and Trend Merit and Solution Introduction Summary Application
More informationHardware Demonstration Design
Hardware Demonstration Design JESD204 Hardware Demonstration User Guide 1 A hardware demonstration design, targeting the Kintex-7 KC705, Zynq-7000 ZC706, Virtex-7 VC709 or Artix-7 AC701 evaluation platforms,
More informationSoekris Engineering. net4801 series boards and systems. User s Manual
Soekris Engineering net4801 series boards and systems. User s Manual Vers 0.05 April 10, 2004 Table of Contents 1 INTRODUCTION...4 1.1 Overview... 5 1.2 Bus Expansion... 5 1.3 Multi-IO Controller... 6
More informationSanta Fe (MAXREFDES5#) MicroZed Quick Start Guide
Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide Rev 0; 5/14 Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product.
More informationAHCI PCIe SSD-IP (APS-IP) reference design manual Rev Jul Overview
AHCI PCIe D-IP (AP-IP) reference design manual Rev1.1 14-Jul-16 1. Overview CPU JTAG UART Qys Avalon-MM bus Avalon lave I/F Avalon-MM PCIe Hard IP CRA Tx RxM Avl2Reg Control I/F TestPatt Generator 128-bit
More informationTOE10G-IP Multisession Demo Instruction Rev Nov-16
TOE10G-IP Multisession Demo Instruction Rev1.0 18-Nov-16 This document describes the instruction to show 10Gb Ethernet data transfer between FPGA board and PC. PC can run up to eight test applications
More informationDevice Statistics Solid State
Device Statistics Solid State T13 Technical Proposal e06184r8 By Steve Livaccari, IBM, and Joseph Chen, Samsung Revision 8, 2008 06 05 [This document is a proposal for the T13 to describe the Device Statistics
More informationCustomer: Customer. Part Number: Innodisk. Part Number: Innodisk. Model Name: Date: Customer. Innodisk. Approver. Approver
Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents TABLE OF CONTENTS... 2 LIST OF FIGURES... 4 LIST OF TABLES... 5 1.
More informationMCP 1200 Evaluation Board Guidance
MCP 1200 Evaluation Board Guidance Overview of the MCP-1200 Eval Board The MCP-1200 Evaluation Board provides an easy way to send commands to the MCP- 1200 control registers using a RS232 serial interface
More informationSpartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial
Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial Version 13.2.01 Revision History Version Description Date 13.2.01 Initial release with support for ISE 13.2 tools Aug. 10, 2011 Page 2 of 30
More informationSATA-IP Device reference design manual
SATA-IP Device reference design manual Rev1.2 02-Jun-09 1. Introduction Serial ATA (SATA) is an evolutionary replacement for the Parallel ATA (PATA) physical storage interface. SATA interface increases
More informationCustomer: Customer. Part Number: Innodisk. Part Number: Innodisk. Model Name: Date: Customer. Innodisk. Approver. Approver
Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents TABLE OF CONTENTS... 2 LIST OF FIGURES... 4 LIST OF TABLES... 5 1.
More informationMultiBoot and Fallback Using ICAP in UltraScale+ FPGAs
XAPP1296 (v1.0) June 23, 2017 Application Note: UltraScale+ FPGAs MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs Author: Guruprasad Kempahonnaiah Summary This application note describes a key feature
More informationLiquid Volume Dispenser
Liquid Volume Dispenser Table of Contents 1. Introduction 3 2. Installation 3 3. Volume Accuracy 3 4. Operator Controls 4 5. Operating States 4 5.1 Ready 4 5.2 Dispensing 5 5.3 Manual Dispensing 5 5.4
More informationSFPFMC User Manual Rev May-14
SFPFMC User Manual Rev1.0 15-May-14 1 Introduction Thank you for choosing SFPFMC board [Part Number: AB15-SFPFMC]. SFPFMC board is compliant with FMC standard (HPC) and provides four SFP+ channels, so
More information3ME3 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
3ME3 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents msata 3ME3 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More informationVCU110 Software Install and Board Setup October 2015
VCU110 Software Install and Board Setup October 2015 XTP380 Revision History Date Version Description 11/20/15 1.2 Modified to match VCU110 Kit hardware. 10/22/15 1.1 Added ExaMax and Interlaken setup.
More informationCustomer: Customer. Part Number: Innodisk. Part Number: Innodisk. Model Name: Date: Customer. Innodisk. Approver. Approver
Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents TABLE OF CONTENTS... 2 REVISION HISTORY... 3 LIST OF FIGURES... 4
More informationfor Xilinx UltraScale KCU1250 and VCU1287 Evaluation Boards
for Xilinx UltraScale KCU1250 and VCU1287 Evaluation Boards Features The is a proven application circuit design that provides the MGTAVCCAUX, MGTAVCC, and MGTAVTT rails for Xilinx s Ultra- Scale Virtex
More informationTOE1G-IP Multisession Reference design manual Rev May-17
TOE1G-IP Multisession Reference design manual Rev1.0 19-May-17 1. Overview It is recommended to read dg_toe1gip_refdesign_xilinx_en.pdf document which is half duplex demo of TOE1G-IP firstly. It will help
More informationUltraZed -EV Starter Kit Getting Started Version 1.3
UltraZed -EV Starter Kit Getting Started Version 1.3 Page 1 Copyright 2018 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property of
More informationUltimate IP cores. for Storage & Networking Solution. Features of Gigabit IP core series. DesignGateway is joining Xilinx Alliance Program
Ultimate s for Storage & Networking Solution DesignGateway is joining Xilinx Alliance Program of Gigabit series Ultimate IP High performance, High reliability, Compact resource, Simple user interface Support
More information3SE-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date:
3SE-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION
More informationAN HI-3200 Avionics Data Management Engine Evaluation Board Software Guide
August 12, 2011 AN - 166 HI-3200 Avionics Data Management Engine Evaluation Board Software Guide Introduction This application note provides more detail on the HI-3200 demo software provided in the Holt
More information1MG3-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
1MG3-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents 2.5 PATA SSD 1MG3-P LIST OF FIGURES... 6 1. PRODUCT
More information1ME Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
1ME Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents 2.5 PATA SSD 1ME LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More information3ME3 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
3ME3 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents SATA Slim 3ME3 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More information11. WorldOfStateMachines. Gateway lab exercises 5/31/2013. Two statements Synchronous one. Asynchronous one (combinational)
Gateway lab exercises 10. ColourTheWorld parameters in generics; VGA display control to generate sync signals and RGB colors (see BASYS2 manual). making state machines using sequential and combinational
More information3MG-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
3MG-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION
More informationZC706 Built-In Self Test Flash Application April 2015
ZC706 Built-In Self Test Flash Application April 2015 XTP242 Revision History Date Version Description 04/30/15 11.0 Recompiled for 2015.1. 11/24/14 10.0 Recompiled for 2014.4. 10/08/14 9.0 Recompiled
More informationIntegral Electronics with Local Menu System
Integral Electronics with Local Menu System THERMAL INSTRUMENT COMPANY Trevose, PA 215-355-8400 New Menu Features & Benefits Available with either Hart Communication or Modbus output Visibility to current
More informationUSB3DevIP Data Recorder by FAT32 Design Rev Mar-15
1 Introduction USB3DevIP Data Recorder by FAT32 Design Rev1.1 13-Mar-15 Figure 1 FAT32 Data Recorder Hardware on CycloneVE board The demo system implements USB3 Device IP to be USB3 Mass storage device
More informationSD series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
SD series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents Industrial Micro SD card LIST OF FIGURES... 5 1. PRODUCT
More information1SR-P Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
1SR-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of Contents 2.5 PATA SSD 1SR-P LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More informationUser Guide Feb 5, 2013
HI 8435 32 Sensor Array with Ground/Open or Supply/Open Sensors and SPI interface. Evaluation Board 23351 Madero, Mission Viejo, CA 92691. USA. Tel: + 1 949 859 8800 Fax: + 1 949 859 9643 Email: sales@holtic.com
More informationCore Facts. Features Support Provided by Design Gateway Co., Ltd.
FAT32 IP Core for SATA September 22, 2017 Product Specification Rev1.0 Design Gateway Co.,Ltd 54 BB Building 14 th Fl., Room No.1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110 Phone:
More informationMSR606. Programmer s Manual. Magnetic Stripe Card Reader/Writer (High & Low Coercivity) Revision B
MSR606 Magnetic Stripe Card Reader/Writer (High & Low Coercivity) Programmer s Manual Revision B 009-06-0 0 Table of Contents SECTION INTRODUCTION... Accessories of MSR606... Warranty... SECTION GENERAL
More informationUDP1G-IP reference design manual
UDP1G-IP reference design manual Rev1.1 14-Aug-18 1 Introduction Comparing to TCP, UDP provides a procedure to send messages with a minimum of protocol mechanism, but the data cannot guarantee to arrive
More information3ME3 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
3ME3 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model me: Date: Innodisk Approver Customer Approver Table of contents 2.5 SATA SSD 3ME3 LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More informationFlex Series User Guide
User Programmable Current 4..20mA Digital RS485 Dual & Single Axis Up to 360º 2016 Flex Series User Guide Sensor Installation, Wiring, Flexware App Instructions Page 1 of 33 Page 2 of 33 Table of Contents
More informationRevision: 11/30/ E Main Suite D Pullman, WA (509) Voice and Fax
Digilent Adept Suite User s Manual Revision: 11/30/06 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview To install the Digilent Adept Suite, open the Adept Setup file and follow
More informationPI Scanner User Guide
PI Scanner User Guide Table of Contents 1. Highlights 2. Overview 3. Installation 3.1. PI Scanner Software Installation 3.2. USB to Serial Interface Board Installation 3.3. Programming the PI Scanner IP
More informationSMT166-FMC User Guide
Sundance Multiprocessor Technology Limited Product Specification Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: SMT166-FMC User Guide Revision History
More informationUDP10G-IP reference design manual
UDP10G-IP reference design manual Rev1.2 22-Mar-18 1 Introduction Comparing to TCP, UDP provides a procedure to send messages with a minimum of protocol mechanism, but the data cannot guarantee to arrive
More informationEVDK Based Speed Sign Detection Demonstration User Guide
EVDK Based Speed Sign Detection Demonstration FPGA-UG-02049 Version 1.1 September 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 2. Functional Description... 6 3. Demo Setup... 8 3.1.
More informationSP605 Standalone Applications
SP605 Standalone Applications July 2011 Copyright 2011 Xilinx XTP064 Revision History Date Version Description 07/06/11 13.2 Up-rev 13.1 GPIO_HDR Design to 13.2. 03/01/11 13.1 Up-Rev 12.4 GPIO_HDR Design
More information3MG-P Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date:
3MG-P Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents SATA Slim 3MG-P LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More information3ME2 Series. Customer Approver. Innodisk Approver. Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date:
3ME2 Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents LIST OF FIGURES... 6 1. PRODUCT OVERVIEW... 7 1.1 INTRODUCTION
More information3ME Series. Customer Approver. Approver. Customer: Customer Part Number: Innodisk Part Number: Model Name: Date:
3ME Series Customer: Customer Part Number: Innodisk Part Number: Innodisk Model Name: Date: Innodisk Approver Customer Approver Table of contents 2.5 SATA SSD 3ME LIST OF FIGURES... 6 1. PRODUCT OVERVIEW...
More informationRAID Setup. RenderCube XL Rev. 2 Single CPU
RAID Setup RenderCube XL Rev. 2 Single CPU Contents RAID Support 4.1 RAID configurations...1 4.1.1 RAID de initions... 1 4.1.2 Installing storage devices... 2 4.1.3Intel Rapid Storage Technology in UEFI
More informationEvaluates: DS28E38 and DS2476. DS28E38 Evaluation System. Features. General Description. EV Kit Contents
Request Security User Guide and Developer Software DS28E38 Evaluation System General Description The DS28E38 evaluation system (EV system) provides the hardware and software necessary to exercise the features
More informationProgrammer s Interface Document. JI-820 Incremental Encoder Emulator Software (SW820) Document No: PID820 Revision:1.1 Date: April 10, 2018
Jupiter Instruments Programmer s Interface Document JI-820 Incremental Encoder Emulator Software (SW820) Document No: PID820 Revision:1.1 Date: April 10, 2018 Paul Miller Software Engineer - Prepared By
More informationCNC4PC. M1 Modbus Serial Server Manual Rev. 2
CNC4PC Manual M1 Modbus Serial Server Manual Rev. 2 Overview This board allows easy to setup Modbus communications. Its flexible configuration allows for implementing multiple output or expansion boards
More informationSoekris Engineering. net5501 series boards and systems. User s Manual
Soekris Engineering net5501 series boards and systems. User s Manual Vers 0.10 May 16, 2012 Table of Contents 1 INTRODUCTION...4 1.1 Overview...5 1.2 Bus Expansion...6 1.3 Multi-IO Controller...6 2 BIOS...6
More information