VCU110 Software Install and Board Setup October 2015

Size: px
Start display at page:

Download "VCU110 Software Install and Board Setup October 2015"

Transcription

1 VCU110 Software Install and Board Setup October 2015 XTP380

2 Revision History Date Version Description 11/20/ Modified to match VCU110 Kit hardware. 10/22/ Added ExaMax and Interlaken setup. 10/06/ Initial version. Copyright 2015 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. NOTICE OF DISCLAIMER: The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not assume any liability arising from your use of the Information. You are responsible for obtaining any rights you may require for your use of this Information. Xilinx reserves the right to make changes, at any time, to the Information without notice and at its sole discretion. Xilinx assumes no obligation to correct any errors contained in the Information or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE INFORMATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

3 Note: This presentation applies to the VCU110 VCU110 Software Install and Board Setup Xilinx VCU110 Board Software Requirements VCU110 Hardware Setup UART Driver Install Clock Setup Ethernet Setup Optional Hardware Setup References

4 Xilinx VCU110 Board

5 Note: Presentation applies to the VCU110 Software Requirements Xilinx Vivado Design Suite , Design Edition with SDK

6 Note: Presentation applies to the VCU110 VCU110 Hardware Setup Kit Hardware contents VCU110 Board One CFP4 Loopback One BullsEye cable (not shown) Two XM107 FMC Loopback boards Ethernet cable Two Micro USB cables 180 W Power supply (not shown)

7 VCU110 Hardware Setup CFP4 Loopback Adapter Part # ML4050 For the Board Interface Test, begin with the CFP4 Loopback in slot MOD0 Note: Presentation applies to the VCU110

8 Note: Presentation applies to the VCU110 VCU110 Hardware Setup Attach the two FMC XM107 boards to the FMC connectors, J2 and J22

9 VCU110 Hardware Setup Connect a USB Type-A to Micro-B cable to the USB UART connector (J4) on the VCU110 board Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) (J135) connector on the VCU110 board Connect the Ethernet cable to P3 Connect these cables to your PC Note: Presentation applies to the VCU110

10 VCU110 Hardware Setup BullsEye Loopback Adapter Part # HDR BEYE Note: Presentation applies to the VCU110

11 Note: Presentation applies to the VCU110 VCU110 Hardware Setup SMA Connector Part # Connect BullsEye cable: and (Link 3) and (Link 2) and (Link 1) and (Link 0) Connect GTY Ref Clock to 175 MHz clock source (not included) Connect to BullsEye Clocks: 019 and 020 (GTY Ref Clock)

12 Note: Presentation applies to the VCU110 VCU110 Hardware Setup BullsEye Loopback Adapter Elastomer must be installed Note the larger and smaller alignment pins

13 VCU110 Hardware Setup BullsEye Loopback Adapter Attach to VCU110, observing the larger and smaller alignment pins Note: Presentation applies to the VCU110

14 VCU110 Hardware Setup Attach to J87, initially, for the Board Interface Test Note: Presentation applies to the VCU110

15 VCU110 Hardware Setup Connect the power supply to the VCU110 (J15) Connect this power supply to a power outlet Power on the VCU110 board for the UART driver installation Note: Presentation applies to the VCU110

16 VCU110 Hardware Setup Watch your fingers around the fan when board is powered on Fan blades will break Fan model: Cofan F-7015HH12B Note: Presentation applies to the VCU110

17 Note: Presentation applies to the VCU110 UART Driver Install Install Si Labs CP210x USB UART Drivers Refer to UG1033 for details on installing the USB to UART Drivers

18 Note: Presentation applies to the VCU110 UART Driver Install Determine the COM Port numbers for your system Open the Device manager Control Panel System Device Manager There will be two Silicon Labs Dual CP210x COM ports, Standard and Enhanced The Standard COM Port is the FPGA UART COM Port The Enhanced COM Port is the System Controller COM Port The COM Port numbers will vary from system to system These COM Port Numbers will be used in several of the tutorials

19 Note: See AR63771 regarding SDK Terminal Program Terminal Setup Refer to UG1036 regarding Tera Term installation Board Power must be on before starting Tera Term Start the Terminal Program and select your USB Com Port

20 Note: Presentation applies to the VCU110 Terminal Setup Set the baud to

21 Note: Presentation applies to the VCU110 Clock Setup Needed for IBERT and IPI designs The Board Interface Test sets the Clocks automatically Open a Terminal window for the Enhanced COM Port Cycle board power and review System Controller UART output

22 Note: Presentation applies to the VCU110 Clock Setup The Si5328s must be set when power is cycled Press the Enter key after each entry Press 1, 2, and to set the CFP4 Si5328 frequency

23 Note: Presentation applies to the VCU110 Clock Setup Press 3, and 175 to set the Interlaken and ExaMax Si5328 frequency

24 Note: Presentation applies to the VCU110 Clock Setup Press 5 to set the HMC Frequency for the IPI Clock Test The HMC IBERT Test will set it s own frequency automatically

25 Note: Presentation applies to the VCU110 Clock Setup Press 0 to return to the main menu

26 Note: Clocking test will pass with FMC MHz Clock Setup The IBERT GTH tests require clocks from the FMC Si570s Frequency must be set to 163 MHz for the GTH tests Press 4, 1, and 4

27 Note: FMC Si570s revert to MHz when power is cycled Clock Setup Set both FMC cards to 163 MHz Press 1 then 163 to set XM107 on FMC HPC0 to 163 MHz

28 Note: Presentation applies to the VCU110 Clock Setup Set both FMC cards to 163 MHz Press 2 then 163 to set XM107 on FMC HPC1 to 163 MHz

29 Note: Presentation applies to the VCU110 Ethernet Setup Open the Windows Control Panel Set to View by Category Click on View network status and tasks

30 Note: Presentation applies to the VCU110 Ethernet Setup Click on Change adapter settings

31 Note: Presentation applies to the VCU110 Ethernet Setup Right-click on the Gigabit Ethernet Adapter that you will be using for this test and select Properties

32 Note: Presentation applies to the VCU110 Ethernet Setup Click Configure Set the Link Speed & Duplex to Auto Negotiation then click OK

33 Note: Remember to restore your IP settings when finished Ethernet Setup Reopen the properties after the last step Double-click the Internet Protocol Version 4 Set your host (PC) to this IP Address:

34 Optional Hardware Setup Jumper the PMOD header On header J52, connect: 1 to 2 3 to 4 5 to 6 7 to 8 Note: Presentation applies to the VCU110

35 Note: Presentation applies to the VCU110 Optional Hardware Setup The VCU110 IPI LVDS Loopback test requires two XM105 boards On the XM105 s J1 connector, connect all pins as follows: 1 to 3 2 to 4 5 to 7 37 to to 40 Also connect TDO to TDI on J5

36 Optional ExaMax/Interlaken Hardware Setup For use with XTP381 ExaMax and Interlaken Testing requires TWO VCU110 boards Requires an ExaMax backplane from one of these vendors: FCI ExaMax Backplane (Megtron 6 PCB material) examax.fci.com/ Part number: PCB Samtec ExaMax Backplane (Tachyon PCB material) Part number: ExaMax HSBP-1 Interlaken cable TE Connectivity Part number: Note: XM107 FMC cards must be removed before inserting the VCU110 into an ExaMax chassis

37 Optional ExaMax/Interlaken Hardware Setup If needed, adjust the metal supports and corresponding backplane spikes to the wide positions For the FCI Backplane, use the slots marked OIF Compliant For the Samtec Backplane, use slots J5 and J10 Very carefully insert the two VCU110 boards into the backplane Carefully attach the Interlaken cable to the two VCU110 boards Note: Presentation applies to the VCU110

38 Optional ExaMax/Interlaken Hardware Setup Connect a USB Type-A to Micro-B cable to the USB UART connector on both VCU110 boards Connect a USB Type-A to Micro-B cable to the USB JTAG (Digilent) connector on both VCU110 boards Connect these four cables to your PC Note: Presentation applies to the VCU110

39 Optional ExaMax/Interlaken Hardware Setup With 4 USB Micro cables connected Note: Presentation applies to the VCU110

40 Optional ExaMax/Interlaken Hardware Setup Connect two 180 w Power supplies to the two VCU110 boards Note: Presentation applies to the VCU110

41 Note: Presentation applies to the VCU110 Optional ExaMax/Interlaken Hardware Setup Verify the COM ports setup Right-click on My Computer and select Properties Click on Device Manager

42 Note: Presentation applies to the VCU110 Optional ExaMax/Interlaken Hardware Setup Expand the Ports Hardware Four Silicon Labs UART ports should appear XTP381 test requires that there are exactly 2 Enhanced COM ports present

43 References

44 References Vivado Release Notes Vivado Design Suite User Guide - Release Notes UG973 ug973-vivado-release-notes-install-license.pdf Vivado Design Suite 2015.x - Vivado Known Issues Vivado Programming and Debugging Vivado Design Suite Programming and Debugging User Guide UG908 ug908-vivado-programming-debugging.pdf

45 Documentation

46 Documentation Virtex UltraScale Virtex UltraScale FPGA Family VCU110 Documentation Virtex UltraScale FPGA VCU110 Development Kit VCU110 - Known Issues Master Answer Record

VCU108 Built In Test July 2015

VCU108 Built In Test July 2015 VCU108 Built In Test July 2015 XTP361 Revision History Date Version Description 07/15/15 2.0 Updated for 2015.2. 06/30/15 1.0 Initial version for 2015.1. Copyright 2015 Xilinx, Inc. All Rights Reserved.

More information

VCU110 GT IBERT Design Creation

VCU110 GT IBERT Design Creation VCU110 GT IBERT Design Creation June 2016 XTP374 Revision History Date Version Description 06/08/16 4.0 Updated for 2016.2. 04/13/16 3.0 Updated for 2016.1. Updated for Production Kit. 02/03/16 2.1 Updated

More information

AC701 Built-In Self Test Flash Application April 2015

AC701 Built-In Self Test Flash Application April 2015 AC701 Built-In Self Test Flash Application April 2015 XTP194 Revision History Date Version Description 04/30/14 11.0 Recompiled for 2015.1. Removed Ethernet as per CR861391. 11/24/14 10.0 Recompiled for

More information

ML605 FMC Si570 Programming June 2012

ML605 FMC Si570 Programming June 2012 ML605 FMC Si570 Programming June 2012 XTP076 Revision History Date Version Description 06/15/12 1.0 Initial version for 13.4. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the

More information

ML605 Restoring Flash Contents

ML605 Restoring Flash Contents ML605 Restoring Flash Contents March 2011 Copyright 2011 Xilinx XTP055 Revision History Date Version Description 03/01/11 13.1 Regenerated contents for 13.1. 12/21/10 12.4 Regenerated contents for 12.4.

More information

ZC702 Si570 Programming June 2012

ZC702 Si570 Programming June 2012 June 2012 XTP181 Revision History Date Version Description 05/25/12 1.0 Initial version for 14.1. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated

More information

AC701 Ethernet Design Creation October 2014

AC701 Ethernet Design Creation October 2014 AC701 Ethernet Design Creation October 2014 XTP223 Revision History Date Version Description 10/08/14 9.0 Regenerated for 2014.3. 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1.

More information

KC705 Si570 Programming

KC705 Si570 Programming KC705 Si570 Programming March 2012 Copyright 2012 Xilinx XTP186 Revision History Date Version Description 03/02/12 13.4 Initial version. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx

More information

ZC706 GTX IBERT Design Creation June 2013

ZC706 GTX IBERT Design Creation June 2013 ZC706 GTX IBERT Design Creation June 2013 XTP243 Revision History Date Version Description 06/19/13 4.0 Recompiled for Vivado 2013.2. 04/16/13 3.1 Added AR54225. 04/03/13 3.0 Recompiled for 14.5. 01/18/13

More information

ZC706 Built-In Self Test Flash Application April 2015

ZC706 Built-In Self Test Flash Application April 2015 ZC706 Built-In Self Test Flash Application April 2015 XTP242 Revision History Date Version Description 04/30/15 11.0 Recompiled for 2015.1. 11/24/14 10.0 Recompiled for 2014.4. 10/08/14 9.0 Recompiled

More information

AC701 Ethernet Design Creation June 2014

AC701 Ethernet Design Creation June 2014 AC701 Ethernet Design Creation June 2014 XTP223 Revision History Date Version Description 06/09/14 8.0 Regenerated for 2014.2. 04/16/14 6.0 Regenerated for 2014.1. 12/18/13 5.0 Regenerated for 2013.4.

More information

ZC706 GTX IBERT Design Creation November 2014

ZC706 GTX IBERT Design Creation November 2014 ZC706 GTX IBERT Design Creation November 2014 XTP243 Revision History Date Version Description 11/24/14 10.0 Regenerated for 2014.4. 10/08/14 9.0 Regenerated for 2014.3. 06/09/14 8.0 Regenerated for 2014.2.

More information

KC705 GTX IBERT Design Creation October 2012

KC705 GTX IBERT Design Creation October 2012 KC705 GTX IBERT Design Creation October 2012 XTP103 Revision History Date Version Description 10/23/12 4.0 Regenerated for 14.3. 07/25/12 3.0 Regenerated for 14.2. Added AR50886. 05/30/12 2.1 Minor updates.

More information

KC705 Ethernet Design Creation October 2012

KC705 Ethernet Design Creation October 2012 KC705 Ethernet Design Creation October 2012 XTP147 Revision History Date Version Description 10/23/12 4.0 Regenerated for 14.3. 07/25/12 3.0 Regenerated for 14.2. Added AR50886. 05/08/12 2.0 Regenerated

More information

ML605 GTX IBERT Design Creation

ML605 GTX IBERT Design Creation ML605 GTX IBERT Design Creation December 2010 Copyright 2010 Xilinx XTP046 Revision History Date Version Description 12/21/10 12.4 Recompiled under 12.4. 10/05/10 12.3 Recompiled under 12.3. AR36576 fixed.

More information

KC705 Si5324 Design October 2012

KC705 Si5324 Design October 2012 KC705 Si5324 Design October 2012 XTP188 Revision History Date Version Description 10/23/12 4.0 Recompiled for 14.3. 07/25/12 3.0 Recompiled for 14.2. Added AR50886. 05/08/12 2.0 Recompiled for 14.1. 02/14/12

More information

ML605 Built-In Self Test Flash Application

ML605 Built-In Self Test Flash Application ML605 Built-In Self Test Flash Application July 2011 Copyright 2011 Xilinx XTP056 Revision History Date Version Description 07/06/11 13.2 Up-rev 13.1 BIST Design to 13.2. 03/01/11 13.1 Up-rev 12.4 BIST

More information

ML605 Built-In Self Test Flash Application

ML605 Built-In Self Test Flash Application ML605 Built-In Self Test Flash Application October 2010 Copyright 2010 Xilinx XTP056 Revision History Date Version Description 10/05/10 12.3 Up-rev 12.2 BIST Design to 12.3. Added AR38127 Added AR38209

More information

SP605 Standalone Applications

SP605 Standalone Applications SP605 Standalone Applications July 2011 Copyright 2011 Xilinx XTP064 Revision History Date Version Description 07/06/11 13.2 Up-rev 13.1 GPIO_HDR Design to 13.2. 03/01/11 13.1 Up-Rev 12.4 GPIO_HDR Design

More information

KC705 PCIe Design Creation with Vivado August 2012

KC705 PCIe Design Creation with Vivado August 2012 KC705 PCIe Design Creation with Vivado August 2012 XTP197 Revision History Date Version Description 08/20/12 1.0 Initial version. Added AR50886. Copyright 2012 Xilinx, Inc. All Rights Reserved. XILINX,

More information

SP605 GTP IBERT Design Creation

SP605 GTP IBERT Design Creation SP605 GTP IBERT Design Creation October 2010 Copyright 2010 Xilinx XTP066 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. ARs Present in Spartan-6 IBERT Design: AR36775 Delay

More information

ML605 PCIe x8 Gen1 Design Creation

ML605 PCIe x8 Gen1 Design Creation ML605 PCIe x8 Gen1 Design Creation October 2010 Copyright 2010 Xilinx XTP044 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. AR35422 fixed; included in ISE tools. 07/23/10

More information

SP605 Built-In Self Test Flash Application

SP605 Built-In Self Test Flash Application SP605 Built-In Self Test Flash Application March 2011 Copyright 2011 Xilinx XTP062 Revision History Date Version Description 03/01/11 13.1 Up-rev 12.4 BIST Design to 13.1. 12/21/10 12.4 Up-rev 12.3 BIST

More information

ML631 U1 DDR3 MIG Design Creation

ML631 U1 DDR3 MIG Design Creation ML631 U1 DDR3 MIG Design Creation October 2011 Copyright 2011 Xilinx XTP112 Revision History Date Version Description 10/26/11 13.3 Updated for 13.3. 08/30/11 13.2 Initial version. Copyright 2011 Xilinx,

More information

ML631 U2 DDR3 MIG Design Creation

ML631 U2 DDR3 MIG Design Creation ML631 U2 DDR3 MIG Design Creation March 2012 Copyright 2012 Xilinx XTP129 Revision History Date Version Description 03/16/12 13.4 Updated for 13.4 10/26/11 13.3 Updated for 13.3. 08/30/11 13.2 Initial

More information

SP605 MultiBoot Design

SP605 MultiBoot Design SP605 MultiBoot Design October 2010 Copyright 2010 Xilinx XTP059 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. 07/23/10 12.2 Recompiled under 12.2. Copyright 2010 Xilinx,

More information

UltraZed -EV Starter Kit Getting Started Version 1.3

UltraZed -EV Starter Kit Getting Started Version 1.3 UltraZed -EV Starter Kit Getting Started Version 1.3 Page 1 Copyright 2018 Avnet, Inc. AVNET, Reach Further, and the AV logo are registered trademarks of Avnet, Inc. All other brands are the property of

More information

VTR-S1000. Quick-Start Guide. - Decoder Kit. Evaluation and Product Development Platform. Revision SOC Technologies Inc.

VTR-S1000. Quick-Start Guide. - Decoder Kit. Evaluation and Product Development Platform. Revision SOC Technologies Inc. VTR-S1000 Evaluation and Product Development Platform Quick-Start Guide - Decoder Kit Revision 1.0 2017.03.29 2017 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you

More information

StickIt! MPU-9150 Manual. How to install and use your new StickIt! MPU-9150 Module

StickIt! MPU-9150 Manual. How to install and use your new StickIt! MPU-9150 Module StickIt! MPU-9150 Manual How to install and use your new StickIt! MPU-9150 Module XESS is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development

More information

Virtex-7 FPGA VC7215 Characterization Kit IBERT

Virtex-7 FPGA VC7215 Characterization Kit IBERT Virtex-7 FPGA VC7215 Characterization Kit IBERT Getting Started Guide Vivado Design Suite 2013.3 DISCLAIMER The information disclosed to you hereunder (the Materials ) is provided solely for the selection

More information

Supported Device Family (1) Supported User Interfaces. Simulation Models Supported S/W Drivers. Simulation. Notes:

Supported Device Family (1) Supported User Interfaces. Simulation Models Supported S/W Drivers. Simulation. Notes: LogiCORE IP CPRI v8.5 Introduction The LogiCORE IP Common Public Radio Interface (CPRI ) core is a high-performance, low-cost flexible solution for implementation of the CPRI interface. The core can be

More information

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs

MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs XAPP1296 (v1.0) June 23, 2017 Application Note: UltraScale+ FPGAs MultiBoot and Fallback Using ICAP in UltraScale+ FPGAs Author: Guruprasad Kempahonnaiah Summary This application note describes a key feature

More information

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01

MicroZed: Hello World. Overview. Objectives. 23 August 2013 Version 2013_2.01 23 August 2013 Version 2013_2.01 Overview Once a Zynq Hardware Platform is created and exported from Vivado, the next step is to create an application targeted at the platform and see it operating in hardware.

More information

Virtual Input/Output v3.0

Virtual Input/Output v3.0 Virtual Input/Output v3.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Feature Summary..................................................................

More information

Avnet Zynq Mini Module Plus Embedded Design

Avnet Zynq Mini Module Plus Embedded Design Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2

More information

VTR-2000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

VTR-2000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc. VTR-2000 Evaluation and Product Development Platform Instruction Sheet 2015 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs

More information

Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial

Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial Spartan -6 LX9 MicroBoard Web Connectivity On Ramp Tutorial Version 13.2.01 Revision History Version Description Date 13.2.01 Initial release with support for ISE 13.2 tools Aug. 10, 2011 Page 2 of 30

More information

Figure 1 TCL Used to Initialize PS

Figure 1 TCL Used to Initialize PS MicroZed: FSBL and Boot from QSPI and SD Card: 6 September 2013 Version 2013_2.02 Overview Thus far, we have relied on the tools to configure the Zynq PS properly. Although it wasn t explicitly pointed

More information

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point Fast Fourier Transform Simulation UG817 (v 13.2) July 28, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification

More information

SP601 Standalone Applications

SP601 Standalone Applications SP601 Standalone Applications December 2009 Copyright 2009 Xilinx XTP053 Note: This presentation applies to the SP601 Overview Xilinx SP601 Board Software Requirements SP601 Setup Multi-pin Wake-up GPIO

More information

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of

More information

Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v12.3) November 5, 2010

Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v12.3) November 5, 2010 Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications UG750 (v12.3) November 5, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the

More information

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of

More information

ISE Tutorial. Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v14.4) December 18, 2012

ISE Tutorial. Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications. UG750 (v14.4) December 18, 2012 ISE Tutorial Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications UG750 (v14.4) December 18, 2012 Xilinx is disclosing this user guide, manual, release note, and/or specification

More information

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh

Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh Application Note: Zynq-7000 AP SoC XAPP744 (v1.0.2) November 2, 2012 Hardware In The Loop (HIL) Simulation for the Zynq-7000 All Programmable SoC Author: Umang Parekh Summary The Zynq -7000 All Programmable

More information

FMC-MCM-1000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc.

FMC-MCM-1000 Evaluation and Product Development Platform. Instruction Sheet SOC Technologies Inc. FMC-MCM-1000 Evaluation and Product Development Platform Instruction Sheet 2013 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of

More information

KCU GBASE-KR Ethernet TRD User Guide

KCU GBASE-KR Ethernet TRD User Guide KCU1250 10GBASE-KR Ethernet TRD User Guide KUCon-TRD05 Vivado Design Suite Revision History The following table shows the revision history for this document. Date Version Revision 04/13/2015 2016.1 Replaced

More information

DP-8020 Hardware User Guide. UG1328 (v 1.20) December 6, 2018

DP-8020 Hardware User Guide. UG1328 (v 1.20) December 6, 2018 DP-8020 Hardware User Guide Revision History The following table shows the revision history for this document. Section General updates Revision Summary 12/06/2018 Version 1.0 Initial Xilinx release. DP-8020

More information

HDMI to FMC Module User Guide

HDMI to FMC Module User Guide HDMI to FMC Module User Guide Rev. 1.0.37-17 September 2015 http://www.exostivlabs.com 1 Table of Contents HMDI to FMC Module...3 Introduction...3 Features...3 Physical Dimensions...4 HDMI Connector...4

More information

EXOSTIV Dashboard Hands-on - MICA board

EXOSTIV Dashboard Hands-on - MICA board EXOSTIV Dashboard Hands-on - MICA board Rev. 1.0.5 - October 18, 2017 http://www.exostivlabs.com 1 Table of Contents EXOSTIV Dashboard Hands-on...3 Introduction...3 EXOSTIV for Xilinx FPGA Overview...3

More information

VTR-4000B Evaluation and Product Development Platform. User Guide SOC Technologies Inc.

VTR-4000B Evaluation and Product Development Platform. User Guide SOC Technologies Inc. VTR-4000B Evaluation and Product Development Platform User Guide 2016 SOC Technologies Inc. SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs

More information

ML623 IBERT Getting Started Guide (ISE 13.4) UG725 (v6.0) February 29, 2012

ML623 IBERT Getting Started Guide (ISE 13.4) UG725 (v6.0) February 29, 2012 ML623 IBERT Getting Started Guide (ISE 13.4) Copyright 2010 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks

More information

Carmel (MAXREFDES18#) LX9 MicroBoard Quick Start Guide

Carmel (MAXREFDES18#) LX9 MicroBoard Quick Start Guide Carmel (MAXREFDES18#) LX9 MicroBoard Quick Start Guide Rev 0; 8/13 Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product.

More information

Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy

Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy Application Note: Zynq-7000 All Programmable SoC XAPP1185 (v1.0) November 18, 2013 Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Author: Simon George and Prushothaman Palanichamy

More information

PlanAhead Software Tutorial

PlanAhead Software Tutorial PlanAhead Software Tutorial RTL Design and IP Generation The information disclosed to you hereunder (the Information ) is provided AS-IS with no warranty of any kind, express or implied. Xilinx does not

More information

ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC

ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC ISim Hardware Co-Simulation Tutorial: Processing Live Ethernet Traffic through Virtex-5 Embedded Ethernet MAC UG819 (v 13.1) March 18, 2011 Xilinx is disclosing this user guide, manual, release note, and/or

More information

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation UG817 (v13.3) November 11, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation

More information

ML628 Virtex-6 FPGA GTX and GTH Transceiver Characterization Board User Guide. UG771 (v1.0.1) July 6, 2011

ML628 Virtex-6 FPGA GTX and GTH Transceiver Characterization Board User Guide. UG771 (v1.0.1) July 6, 2011 ML628 Virtex-6 FPGA GTX and GTH Transceiver Characterization Board User Guide UG771 (v1.0.1) July 6, 2011 Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation

More information

SOC is disclosing this user manual (the "Documentation") to you solely for use in the development of designs to operate with SOC hardware devices. You

SOC is disclosing this user manual (the Documentation) to you solely for use in the development of designs to operate with SOC hardware devices. You VTR-4000C Evaluation and Product Development Platform Quick-Start Guide - Encoder Kit Revision 1.0 2017 SOC Technologies Inc SOC is disclosing this user manual (the "Documentation") to you solely for use

More information

SATA Storage Duplicator Instruction on KC705 Rev Sep-13

SATA Storage Duplicator Instruction on KC705 Rev Sep-13 SATA Storage Duplicator Instruction on KC705 Rev1.0 24-Sep-13 This document describes the step to run SATA Duplicator Demo for data duplication from one SATA disk to many SATA disk by using Design Gateway

More information

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface

Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Virtex-6 FPGA GTX Transceiver OTU1 Electrical Interface Characterization Report Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for

More information

Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009

Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009 Virtex-6 FPGA ML605 Evaluation Kit FAQ June 24, 2009 Getting Started Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your ML605 kit online at: http://www.xilinx.com/onlinestore/v6_boards.htm

More information

SP623 IBERT Getting Started Guide (ISE 13.4) UG752 (v6.0) February 29, 2012

SP623 IBERT Getting Started Guide (ISE 13.4) UG752 (v6.0) February 29, 2012 SP623 IBERT Getting Started Guide (ISE 13.4) Copyright 2010 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks

More information

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator

Vivado Design Suite Tutorial. Designing IP Subsystems Using IP Integrator Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the Materials ) is provided solely for the selection and use of

More information

Quick Front-to-Back Overview Tutorial

Quick Front-to-Back Overview Tutorial Quick Front-to-Back Overview Tutorial PlanAhead Design Tool This tutorial document was last validated using the following software version: ISE Design Suite 14.5 If using a later software version, there

More information

STEVAL-PCC010V1. ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board. Features. Description

STEVAL-PCC010V1. ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board. Features. Description ST802RT1A Ethernet PHY demonstration board with STM32F107 controller add-on board Data brief Features ST802RT1A Ethernet PHY demonstration board: ST802RT1A fast Ethernet physical layer transceiver On-board

More information

ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications

ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications ISE Tutorial: Using Xilinx ChipScope Pro ILA Core with Project Navigator to Debug FPGA Applications This tutorial document was last validated using the following software version: ISE Design Suite 14.5

More information

Hierarchical Design Using Synopsys and Xilinx FPGAs

Hierarchical Design Using Synopsys and Xilinx FPGAs White Paper: FPGA Design Tools WP386 (v1.0) February 15, 2011 Hierarchical Design Using Synopsys and Xilinx FPGAs By: Kate Kelley Xilinx FPGAs offer up to two million logic cells currently, and they continue

More information

PetaLinux SDK User Guide. Eclipse Plugin Guide

PetaLinux SDK User Guide. Eclipse Plugin Guide PetaLinux SDK User Guide Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted

More information

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation

ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation ISim Hardware Co-Simulation Tutorial: Accelerating Floating Point FFT Simulation UG817 (v 14.3) October 16, 2012 This tutorial document was last validated using the following software version: ISE Design

More information

Table 1. RS232 Serial Adapter DEBUG Connector Pin Descriptions

Table 1. RS232 Serial Adapter DEBUG Connector Pin Descriptions RS232 SERIAL ADAPTER (EC2) USER S GUIDE 1. Contents The RS232 Serial Adapter (EC2) package contains the following items: RS232 Serial Adapter (RS232 to Debug Interface) 7 Ribbon Cable 2. RS232 Serial Adapter

More information

Virtex 6 FPGA Broadcast Connectivity Kit FAQ

Virtex 6 FPGA Broadcast Connectivity Kit FAQ Getting Started Virtex 6 FPGA Broadcast Connectivity Kit FAQ Q: Where can I purchase a kit? A: Once the order entry is open, you can purchase your Virtex 6 FPGA Broadcast Connectivity kit online or contact

More information

Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs

Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs White Paper: Spartan-6 and Virtex-6 FPGAs WP359 (v1.0) December 8, 2009 Accelerating System Designs Requiring High-Bandwidth Connectivity with Targeted Reference Designs By: Navneet Rao FPGAs that provide

More information

Xilinx Personality Module (XPM) Interface Specification

Xilinx Personality Module (XPM) Interface Specification Xilinx Personality Module (XPM) Interface Specification For RocketIO MGT and LVDS Access R Xilinx is disclosing this Specification to you solely for use in the development of designs to operate on Xilinx

More information

Vivado Design Suite User Guide. Designing IP Subsystems Using IP Integrator

Vivado Design Suite User Guide. Designing IP Subsystems Using IP Integrator Vivado Design Suite User Guide Designing IP Subsystems Using IP Integrator Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use

More information

Using the ZC706 Zynq evaluation kit

Using the ZC706 Zynq evaluation kit EXOSTIV Using the ZC706 Zynq evaluation kit Rev. 1.0.2 - November 6, 2017 http://www.exostivlabs.com 1 Table of Contents EXOSTIV using the ZC706 kit...3 Introduction...3 Using EXOSTIV with ZC706 evaluation

More information

Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition. UG092 (v1.6) June 2, 2008

Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition. UG092 (v1.6) June 2, 2008 Getting Started with the PowerPC and MicroBlaze Development Kit - Virtex-4 FX12 Edition UG092 (v1.6) June 2, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design

More information

SATA-IP Device Demo Instruction on AC701 Rev Apr-14

SATA-IP Device Demo Instruction on AC701 Rev Apr-14 SATA-IP Device Demo Instruction on AC701 Rev1.0 11-Apr-14 This document describes SATA-IP Device evaluation procedure on AC701 using SATA-IP Device reference design bit-file. 1 Environment For real board

More information

ML623 IBERT Getting Started Guide (ISE 12.1) UG725 (v2.0.1) January 28, 2011

ML623 IBERT Getting Started Guide (ISE 12.1) UG725 (v2.0.1) January 28, 2011 ML623 IBERT Getting Started Guide (ISE 12.1) Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the development of designs to

More information

Vivado Design Suite Tutorial. I/O and Clock Planning

Vivado Design Suite Tutorial. I/O and Clock Planning Vivado Design Suite Tutorial I/O and Clock Planning Notice of Disclaimer The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To

More information

TE EE-S Starter Kit

TE EE-S Starter Kit TE0808-04-09-1EE-S Starter Kit Order number: TE0808-04-09-1EE-S Product information "TE0808-04-09-1EE-S Starter Kit" The Trenz Electronic Starter Kit TE0808-04-09-1EE-S consists of a TE0808-04-09EG-1EE

More information

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide

Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide Santa Fe (MAXREFDES5#) MicroZed Quick Start Guide Rev 0; 5/14 Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product.

More information

MC20902-EVB. MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide PRELIMINARY DATASHEET. Version February 2014.

MC20902-EVB. MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide PRELIMINARY DATASHEET. Version February 2014. C O N F MC20902 D-PHY 5-Channel Master Transmitter Evaluation Board User's Guide I D E N PRELIMINARY DATASHEET Version 1.00 T February 2014 I Meticom GmbH A L Meticom GmbH Page 1 of 14 Revision History

More information

SMT166-FMC User Guide

SMT166-FMC User Guide Sundance Multiprocessor Technology Limited Product Specification Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: SMT166-FMC User Guide Revision History

More information

SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14

SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14 SATA-IP Bridge Demo Instruction on AC701 Rev1.0 9-May-14 This document describes SATA-IP Bridge evaluation procedure using bit file from Bridge reference design on AC701 board. 1 Environment For real board

More information

LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model. 3GPP LTE Turbo. [optional] UG490 (v1.0) April 25, 2008 [optional]

LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model. 3GPP LTE Turbo. [optional] UG490 (v1.0) April 25, 2008 [optional] LogiCORE IP 3GPP LTE Turbo Encoder v1.0 Bit-Accurate C Model LogiCORE IP 3GPP LTE Turbo Encoder v1.0 [Guide User Guide Subtitle] [optional] [optional] R R Xilinx is disclosing this user guide, manual,

More information

Vivado Design Suite Tutorial

Vivado Design Suite Tutorial Vivado Design Suite Tutorial Designing IP Subsystems Using IP Integrator Revision History Date Version Revision 11/19/2014 2014.4 Validated with this release. 10/01/2014 2014.3 Validated with this release.

More information

BittWare s XUPP3R is a 3/4-length PCIe x16 card based on the

BittWare s XUPP3R is a 3/4-length PCIe x16 card based on the FPGA PLATFORMS Board Platforms Custom Solutions Technology Partners Integrated Platforms XUPP3R Xilinx UltraScale+ 3/4-Length PCIe Board with Quad QSFP and 512 GBytes DDR4 Xilinx Virtex UltraScale+ VU7P/VU9P/VU11P

More information

7 Series FPGAs Memory Interface Solutions (v1.9)

7 Series FPGAs Memory Interface Solutions (v1.9) 7 Series FPGAs Memory Interface Solutions (v1.9) DS176 March 20, 2013 Introduction The Xilinx 7 series FPGAs memory interface solutions cores provide high-performance connections to DDR3 and DDR2 SDRAMs,

More information

Virtex-5 GTP Aurora v2.8

Virtex-5 GTP Aurora v2.8 0 DS538 October 10, 2007 0 0 Introduction The Virtex -5 GTP Aurora core implements the Aurora protocol using the high-speed serial GTP transceivers in Virtex-5 LXT and SXT devices. The core can use up

More information

AccelDSP Synthesis Tool

AccelDSP Synthesis Tool AccelDSP Synthesis Tool Release Notes R R Xilinx is disclosing this Document and Intellectual Property (hereinafter the Design ) to you for use in the development of designs to operate on, or interface

More information

I/O Pin Planning Tutorial. PlanAhead Design Tool

I/O Pin Planning Tutorial. PlanAhead Design Tool I/O Pin Planning Tutorial PlanAhead Design Tool Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the development of designs

More information

Video Input/Output Demonstration for Trenz TE , TE CF, TE QF, TE IF and Avnet HDMI Input/Output FMC Module

Video Input/Output Demonstration for Trenz TE , TE CF, TE QF, TE IF and Avnet HDMI Input/Output FMC Module Application Note Video Input/Output Demonstration for Trenz TE0701-05, TE0720-02-1CF, TE0720-02-1QF, TE0720-02-2IF and Avnet HDMI Input/Output FMC Module Designed with Xilinx Vivado 2015.2 Lukáš Kohout,

More information

Intel Serial to Parallel PCI Bridge Evaluation Board

Intel Serial to Parallel PCI Bridge Evaluation Board Intel 41210 Serial to Parallel PCI Bridge Evaluation Board User s Guide October 2004 Order Number: 278947-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS

More information

Zynq-7000 Bus Functional Model

Zynq-7000 Bus Functional Model DS897 May 24, 2013 Introduction The Zynq -7000 Bus Functional Model (BFM) supports the functional simulation of Zynq-7000 based applications. It is targeted to enable the functional verification of Programmable

More information

SP605 GTP IBERT Design Creation

SP605 GTP IBERT Design Creation SP605 GTP IBERT Design Creation January 2010 Copyright 2009, 2010 Xilinx XTP066 Note: This Presentation applies to the SP605 SP605 IBERT Overview Xilinx SP605 Board Software Requirements Setup for the

More information

Zynq UltraScale+ MPSoC Verification IP v1.0

Zynq UltraScale+ MPSoC Verification IP v1.0 Zynq UltraScale+ MPSoC Verification IP v1.0 DS941 (v1.0) December 20, 2017 Summary The Zynq UltraScale+ MPSoC Verification Intellectual Property (VIP) supports the functional simulation of Zynq UltraScale+

More information

UltraScale Architecture: Highest Device Utilization, Performance, and Scalability

UltraScale Architecture: Highest Device Utilization, Performance, and Scalability White Paper: UltraScale FPGAs WP455 (v1.2) October 29, 2015 UltraScale Architecture: Highest Device Utilization, Performance, and Scalability By: Nick Mehta High-performance architecture and extensive

More information

Virtex-6 FPGA Connectivity Kit

Virtex-6 FPGA Connectivity Kit Virtex-6 FPGA Connectivity Kit Getting Started Guide XPN 0402826-01 Xilinx is disclosing this user guide, manual, release note, and/or specification (the Documentation ) to you solely for use in the development

More information

Virtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008

Virtex-4 PowerPC Example Design. UG434 (v1.2) January 17, 2008 Virtex-4 PowerPC Example Design R R 2007-2008 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks

More information