SSD1328. Advance Information. 128 x 128, 16 Gray Scale Dot Matrix OLED/PLED Segment/Common Driver with Controller

Transcription

1 SOLOMON SYSTECH SEMICONDUCTOR TECHNICAL DATA SSD1328 Advance Information 128 x 128, 16 Gray Scale Dot Matrix OLED/PLED Segment/Common Driver with Controller This document contains information on a new product Specifications and information herein are subject to change without notice SSD1328 Rev 14 P 1/39 April 2005 Copyright 2005 Solomon Systech Limited

2 Table of content GENERAL DESCRIPTION 6 FEATURES 6 ORDERING INFORMATION 6 BLOCK DIAGRAM 7 SSD1328Z GOLD BUMP DIE PAD ASSIGNMENT 8 SSD1328Z DIE PAD COORDINATES 9 SSD1328Z DIE TRAY DIMENSIONS 10 PIN DESCRIPTION 11 M, DOF# 11 CL 11 M/S# 11 CLS 11 BS0, BS1, BS2 11 CS# 11 RES# 11 D/C# 11 R/W#(WR#) 12 E (RD#) 12 D 7 -D 0 12 V DD 12 V SS 12 V CC 12 V REF 12 I REF 12 V COMH 12 VDDB 12 VSSB 12 GDR 13 RESE 13 VB REF 13 FB 13 BGGND 13 COM0-COM SEG0-SEG FUNCTIONAL BLOCK DESCRIPTIONS14 COMMAND DECODER 14 MPU PARALLEL 6800-SERIES INTERFACE 14 MPU PARALLEL 8080-SERIES INTERFACE 14 MPU SERIAL INTERFACE 14 OSCILLATOR CIRCUIT AND DISPLAY TIME GENERATOR 16 CURRENT CONTROL AND VOLTAGE CONTROL 16 SEGMENT DRIVERS/COMMON DRIVERS 16 GRAPHIC DISPLAY DATA RAM (GDDRAM) 16 GRAPHIC DISPLAY DATA RAM (GDDRAM) ADDRESS MAP 16 GRAY SCALE DECODER 19 COMMAND TABLE 20 Solomon Systech April 2005 P 2/39 Rev 14 SSD1328

3 COMMAND DESCRIPTIONS 23 SET COLUMN ADDRESS 23 SET ROW ADDRESS 23 SET CONTRAST CONTROL REGISTER 23 SET CURRENT RANGE23 SET RE-MAP 24 SET DISPLAY START LINE 24 SET DISPLAY OFFSET 24 SET DISPLAY MODE 25 SET MULTIPLEX RATIO25 SET DISPLAY ON/OFF 25 SET PHASE LENGTH 25 SET ROW PERIOD 25 SET DISPLAY CLOCK DIVIDE RATIO 26 SET OSCILLATOR FREQUENCY 26 SET GRAY SCALE TABLE 26 NOP 26 STATUS REGISTER READ 26 MAXIMUM RATINGS 27 DC CHARACTERISTICS 27 AC CHARACTERISTICS 28 APPLICATION EXAMPLE 32 SSD1328TR1 TAB PACKAGE DIMENSION 33 SSD1328TR1 PIN ASSIGNMENT 35 APPENDIX 37 INTERNAL DC-DC VOLTAGE CONVERTER APPLICATION CIRCUIT 37 VDDB 37 VSSB 37 GDR 37 RESE 37 VB REF 37 FB 37 SET DC-DC CONVERTER COMMAND 38 SSD1328 Rev 14 P 3/39 April 2005 Solomon Systech

4 TABLE OF TABLES Table 1 - SSD1328Z Gold bump die pad coordinates 9 Table 2 - MCU interface setting 11 Table 3 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, D2 D8191) 16 Table 4 - GDDRAM Address Map - Vertical Address Increment A[2]=1, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, D2 D8191) 17 Table 5 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=1, Nibble Re-map A[1]=1, COM Re-map A[4]=0, Display Start line=00h (Data byte sequence: D0, D1, D2 D8191) 17 Table 6 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=1, Display Start Line=78H (Data byte sequence: D0, D1, D2 D8191) 18 Table 7 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, D2 D7811), Column Start Address = 01H, Column End Address = 3EH, Row Start Address = 01H, Row End Address = 7EH 18 Table 8 -gray scale pulse width set table 19 Table 9 - Gray scale pulse width default values 19 Table 10 - Command Table (D/C# =0, R/W#(WR#)=0, E (RD#)=1) 20 Table 11 - Read Command Table (D/C#=0, R/W#(WR#)=1, E(RD#)=1 for 6800 or E(RD#)=0 for 8080) 22 Table 12 - Address Increment Table (Automatic) 22 Table 13 - COM Re-map setting 24 Table 14 - Mapping of data with each gray scale level at different display mode 25 Table 15 - Maximum Ratings (Voltage Reference to V SS ) 27 Table 16 - DC Characteristics (Unless otherwise specified, Voltage Referenced to V SS, V DD = 24 to 35V, T A = 25 C) 27 Table 17 - AC Characteristics (Unless otherwise specified, Voltage Referenced to V SS, V DD = 24 to 35V, T A = 25 C) 28 Table Series MPU Parallel Interface Timing Characteristics (V DD - V SS = 24 to 35V, T A = 25 C) 29 Table Series MPU Parallel Interface Timing Characteristics (V DD - V SS = 24 to 35V, T A = 25 C) 30 Table 20 - Serial Interface Timing Characteristics (V DD - V SS = 24 to 35V, T A = 25 C) 31 Table 21 - SSD1328TR1 pin assignment 36 Table 22- Component lists for internal DC-DC converter application 38 Solomon Systech April 2005 P 4/39 Rev 14 SSD1328

5 TABLE OF FIGURES Figure 1 - Block Diagram 7 Figure 2 - SSD1328Z Gold bump die pad assignment 8 Figure 3 - Display Data Read Back Procedure - Insertion of Dummy Read 14 Figure 4 - Display data write procedure in SPI mode 15 Figure 5 - Oscillator Circuit 16 Figure 6 - Gray scale pulse width set diagram 19 Figure 7 - Segment current vs Contrast setting 23 Figure series MPU Parallel Interface Characteristics29 Figure series MPU Parallel Interface Characteristics30 Figure 10 - Serial Interface Characteristics 31 Figure 11 - Application Example for SSD1328TR1 32 Figure 12 - SSD1328TR1 TAB pin assignment (Copper view, Mirror TAB design) 35 SSD1328 Rev 14 P 5/39 April 2005 Solomon Systech

6 GENERAL DESCRIPTION SSD1328 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display system SSD1328 consists of 256 high voltage/current driving output pins for driving 128 segments and 128 commons This IC is designed for Common Cathode type OLED/PLED panel SSD1328 displays data directly from its internal 128x128x4 bits Graphic Display Data RAM (GDDRAM) Data/Commands are sent from general MCU through the hardware selectable 6800-/8080- series compatible Parallel Interface or Serial Peripheral Interface SSD1328 has a 128-step contrast control and a 16 gray level control The embedded on-chip oscillator reduces the number of external components FEATURES! Support max 128 x 128 matrix panel! Power supply: VDD=24V - 35V, VCC=80V - 180V! OLED driving output voltage, 16V maximum! Segment maximum source current: 300uA! Common maximum sink current: 40mA! Embedded 128 x 128 x 4 bit SRAM display buffer! External current reference! 128 step contrast control on monochrome passive OLED panel! 16 gray scale! On-Chip Oscillator! Programmable Frame Rate/Pre-charge voltage! 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface! Row re-mapping and Column re-mapping! Vertical scrolling! Support Partial display! Low power consumption mode)! Wide range of operating temperature: -30 to 90 C ORDERING INFORMATION Ordering Part Number SEG COM Package Form Reference Remark SSD1328Z COG Page 8 Die Size: 1141mm x 163mm Die Thickness: 457 +/- 25um I/O pad pitch (a): 762um SEG pad pitch (b): 522um COM pad pitch (c): 518um SSD1328TR TAB Page Solomon Systech April 2005 P 6/39 Rev 14 SSD1328

7 BLOCK DIAGRAM RES# CS# D/C# E (RD#) R/W#(WR#) BS2 BS1 BS0 D7 D6 D5 D4 D3 D2 D1 D0 V DD V SS MCU Interface BGGND VDDB VSSB GDR RESE FB VBREF Command Decoder Oscillator Display Timing Generator GDDRAM Voltage Control Current Control Gray Scale Decoder Common Drivers Segment Drivers Common Drivers COM0 COM63 SEG0 SEG127 COM64 COM127 CL CLS M DOF# M/S# VCC VCOMH VREF IREF Figure 1 - Block Diagram SSD1328 Rev 14 P 7/39 April 2005 Solomon Systech

8 SSD1328Z GOLD BUMP DIE PAD ASSIGNMENT PIN #1 VCOMH VCOMH COM104 COM105 COM126 COM127 VSS BGGND VSSB VSS VCC VCC VCOMH VCOMH VCOMH VSS GDR GDR FB VSS RESE VBREF VSS SEN GPIO0 GPIO1 VDDB VDD TR0 TR1 TR2 TR3 TR4 TR5 TR6 TR7 VDD BS0 VSS BS1 VDD BS2 VSS IREF VSS VCC VCC M CL DOF# VSS CS# VDD RES# D/C# VSS R/W# E VDD DO D1 D2 D3 D4 D5 D6 D7 VSS M/S# CLS VDD VREF VSS VCOMH VCOMH VCOMH VCC VCC VSS VSS COM63 COM62 COM41 COM40 VCOMH VCOMH 1 Center: , Diameter of inner circle: 18u Diameter of outer circle: 75u Center: -6925, Size: 1645ux15u Center: 42205, Diameter of inner circle: 18u Diameter of outer circle: 75u 160 Center: , Size: 75ux75u X Center: 42205, Size: 75ux75u Y VCOMH VCOMH COM103 COM102 COM101 COM66 COM65 COM64 VCC SEG127 SEG126 SEG125 SEG74 SEG73 SEG72 VCC SEG71 SEG70 SEG69 SEG2 SEG1 SEG0 VCC COM0 COM1 COM2 COM37 COM38 COM39 VCOMH VCOMH + represents the centre of the alignment mark TR0-TR7, GPIO0, GPIO1 These are reserved pins No connection should be made for these pins and left float individually Die Size: 1141mm x 163mm Die Thickness: 457 +/- 25um I/O pad pitch (a): 762um SEG pad pitch (b): 522um COM pad pitch (c): 518um Bump Height: Nominal 18um Figure 2 - SSD1328Z Gold bump die pad assignment Solomon Systech April 2005 P 8/39 Rev 14 SSD1328

9 SSD1328Z Die Pad Coordinates Pad# Signal X -pos Y -pos Pad# Signal X-pos Y -pos Pad# Signal X -pos Y -pos Pad# Signal X-pos Y -pos 1 VCOMH D COM SEG VCOMH D COM SEG COM D COM SEG COM D COM SEG COM D COM SEG COM D VCC SEG COM D SEG SEG COM D SEG SEG COM VSS SEG SEG COM M/S# SEG SEG COM CLS SEG SEG COM VDD SEG SEG COM VREF SEG SEG COM VSS SEG SEG COM VCOMH SEG SEG COM VCOMH SEG SEG COM VCOMH SEG SEG COM VCC SEG SEG COM VCC SEG SEG COM VCC SEG SEG COM VCC SEG SEG COM VSS SEG SEG COM VSS SEG SEG COM VSS SEG SEG COM VSS SEG SEG COM VSS SEG SEG VSS VSS SEG SEG VSS VSS SEG SEG VSS VSS SEG SEG VSS VSS SEG SEG BGGND VSS SEG SEG VSSB VSS SEG SEG VSSB VSS SEG SEG VSS VSS SEG SEG VSS VSS SEG SEG VSS VSS SEG VCC VSS VSS SEG COM VSS COM SEG COM VSS COM SEG COM VSS COM SEG COM VSS COM SEG COM VCC COM SEG COM VCC COM SEG COM VCC COM SEG COM VCC COM SEG COM VCOMH COM SEG COM VCOMH COM SEG COM VCOMH COM SEG COM VSS COM SEG COM GDR COM SEG COM GDR COM SEG COM FB COM SEG COM VSS COM SEG COM RESE COM SEG COM VBREF COM SEG COM VSS COM SEG COM SEN COM SEG COM GPIO COM SEG COM GPIO COM SEG COM VDDB COM SEG COM VDD COM SEG COM TR VCOMH SEG COM TR VCOMH SEG COM TR VCOMH SEG COM TR VCOMH SEG COM TR COM SEG COM TR COM SEG COM TR COM SEG COM TR COM SEG COM VDD COM SEG COM BS COM SEG COM VSS COM SEG COM BS COM SEG COM VDD COM SEG COM BS COM SEG COM VSS COM SEG COM IREF COM SEG VCOMH VSS COM SEG VCOMH VCC COM VCC VCC COM SEG VCC COM SEG VCC COM SEG VCC COM SEG VCC COM SEG M COM SEG CL COM SEG DOF# COM SEG VSS COM SEG CS# COM SEG VDD COM SEG RES# COM SEG D/C# COM SEG VSS COM SEG R/W# COM SEG E COM SEG VDD COM SEG D COM SEG COM SEG COM SEG COM SEG Pad 1,2,3,? >160 Gold Bumps face up Bump size: Pad 1-26, : 34um x 84um Pad 27-40: 56um x 56um Pad : 56um x 79um SSD1328 Table 1 - SSD1328Z Gold bump die pad coordinates SSD1328 Rev 14 P 9/39 April 2005 Solomon Systech

10 SSD1328Z DIE TRAY DIMENSIONS Parameter Dimensions W1 5070±02mm W2 4550±02mm H 405±02mm E 175±02mm K 145±02mm Px 1427±01mm Py 320±01mm X 1160±01mm Y 180±01mm Z 068±005mm N (number of die) 39 Solomon Systech April 2005 P 10/39 Rev 14 SSD1328

11 PIN DESCRIPTION M, DOF# These pins are No Connection pins Nothing should be connected to these pins, nor they are connected together These pins should be left open individually CL This pin is the system clock input When internal clock is enabled, this pin should be left open Nothing should be connected to this pin In this case, the output clock frequency equals to the internal clock frequency When internal oscillator is disabled, this pin receives display clock signal from external clock source M/S# This pin is an input pin and must be pulled high to enable the chip function CLS This pin is internal clock enable When this pin is pulled high, internal clock is enabled The internal clock will be disabled when it is pulled low, an external clock source must be connected to CL pin for normal operation BS0, BS1, BS2 These pins are MCU interface selection input See the following table: 6800-parallel interface 8080-parallel interface Serial interface BS BS BS Table 2 - MCU interface setting CS# This pin is the chip select input The chip is enabled for MCU communication only when CS# is pulled low RES# This pin is reset signal input When the pin is low, initialization of the chip is executed D/C# This pin is Data/Command control pin When the pin is pulled high, the input at D 7 -D 0 is treated as display data When the pin is pulled low, the input at D 7 -D 0 will be transferred to the command register For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams SSD1328 Rev 14 P 11/39 April 2005 Solomon Systech

12 R/W#(WR#) This pin is MCU interface input When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input Pull this pin to High for read mode and pull it to LOW for write mode When 8080 interface mode is selected, this pin will be the Write (WR#) input Data write operation is initiated when this pin is pulled low and the CS# is pulled low E (RD#) This pin is MCU interface input When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E) signal Read/write operation is initiated when this pin is pulled high and the CS# is pulled low When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal Data read operation is initiated when this pin is pulled low and CS# is pulled low D 7 -D 0 These pins are 8-bit bi-directional data bus to be connected to the microprocessor s data bus When serial mode is selected, D 1 will be the serial data input SDIN and D 0 will be the serial clock input SCLK V DD This is a voltage supply pin It must be connected to external source V SS This is a ground pin It also acts as a reference for the logic pins and the OLED driving voltages It must be connected to external ground V CC This is the most positive voltage supply pin of the chip It is supplied externally V REF This pin is the voltage reference for pre-charge voltage in driving OLED device Voltage should be set to match with the OLED driving voltage in current drive phase It can be either supplied externally or connected to V CC I REF This pin is segment current reference pin A resistor should be connected between this pin and V SS Set the current at 10uA See setting in application example on page 32 V COMH This pin is the input pin for the voltage output high level for COM signals A capacitor should be connected between this pin and V SS VDDB This is power pin It should be connected to V DD VSSB This is ground pin It must be connected to external ground Solomon Systech April 2005 P 12/39 Rev 14 SSD1328

13 GDR This is used for testing purpose It should be left open under normal operation RESE This is used for testing purpose It should be left open under normal operation VB REF This is used for testing purpose It should be left open under normal operation FB This is used for testing purpose It should be left open under normal operation BGGND This is a ground pin for analog circuits It must be connected to external ground COM0-COM127 These pins provide the Common switch signals to the OLED panel These pins are in high impedance state when display is off SEG0-SEG127 These pins provide the OLED segment driving signals These pins are in high impedance state when display is off SSD1328 Rev 14 P 13/39 April 2005 Solomon Systech

14 FUNCTIONAL BLOCK DESCRIPTIONS Command Decoder This module determines whether the input data is interpreted as data or command Data is interpreted based upon the input of the D/C# pin If D/C# pin is high, the input at D 7 -D 0 is written to Graphic Display Data RAM (GDDRAM) If it is low, the input at D 7 -D 0 is interpreted as a Command which will be decoded and be written to the corresponding command register MPU Parallel 6800-series Interface The parallel interface consists of 8 bi-directional data pins (D 7 -D 0 ), R/W#(WR#), D/C#, E (RD#), CS# R/W#(WR#) input High indicates a read operation from the Graphic Display Data RAM (GDDRAM) or the status register R/W# (WR#) input Low indicates a write operation to Display Data RAM or Internal Command Registers depending on the status of D/C# input The E (RD#) input serves as data latch signal (clock) when high provided that CS# is low Refer to Parallel Interface Timing Diagram of series microprocessors In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read This is shown in Figure 3 below R/W#(WR#) E(RD#) Data N n n+1 n+2 Write address Dummy read Data read1 Data read2 Data read3 Figure 3 - Display Data Read Back Procedure - Insertion of Dummy Read MPU Parallel 8080-series Interface The parallel interface consists of 8 bi-directional data pins (D 7 -D 0 ), E (RD#), R/W#(WR#), D/C#, CS# The E (RD#) input serves as data read latch signal (clock) when it is low, and provided that CS# is low Display data or status register read is controlled by D/C# R/W# (WR#) input serves as data write latch signal (clock) when it is high and provided that CS# is low Display data or command register write is controlled by D/C# Refer to Parallel Interface Timing Diagram of 8080-series microprocessor Similar to 6800-series interface, a dummy read is also required before the first actual display data read MPU Serial Interface The serial interface consists of serial clock SCLK, serial data SDIN, D/C#, CS# SDIN is shifted into an 8- bit shift register on every rising edge of SCLK in the order of D 7, D 6, D 0 D/C is sampled on every eighth clock and the data byte in the shift register is written to the Display Data RAM or command register in the same clock Solomon Systech April 2005 P 14/39 Rev 14 SSD1328

15 During data writing, an additional NOP command should be inserted before the CS# goes high (Refer to Figure 4 Figure 4 - Display data write procedure in SPI mode CS# D/C SDIN/ SCLK DB1 DB2 DBn NOP COMMAND SCKL(D0) SDIN(D1) D7 D6 D5 D4 D3 D2 D1 D0 Reset Circuit When RES# input is low, the chip is initialized with the following status: 1 Display is OFF 2 128x128 Display Mode 3 Normal segment and display data column address and row address mapping (SEG0 mapped to address 00H and COM0 mapped to address 00H) 4 Shift register data clear in serial interface 5 Display start line is set at display RAM address 0 6 Column address counter is set at 0 7 Normal scan direction of the COM outputs 8 Contrast control register is set at 40H 9 Set quarter current range SSD1328 Rev 14 P 15/39 April 2005 Solomon Systech

16 Oscillator Circuit and Display Time Generator Internal Oscillator CL M U X CLK Divider DCLK Internal Display Clock Figure 5 - Oscillator Circuit This module is an On-Chip low power RC oscillator circuitry (Figure 5) The oscillator generates the clock for the Display Timing Generator Current Control and Voltage Control This block is used to derive the incoming power sources into the different levels of internal use voltage and current V CC and V DD are external power supplies V REF is reference voltage, which is used to derive driving voltage for segments and commons I REF is a reference current source for segment current drivers Segment Drivers/Common Drivers Segment drivers deliver 128 current sources to drive OLED panel The driving current can be adjusted from 0 to 300uA with 128 steps Common drivers generate voltage scanning pulse Graphic Display Data RAM (GDDRAM) The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed The size of the RAM is 128x128x4 bits See the description of the GDDRAM address map in Table 3 -Table 7 on page16-18 For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software For vertical scrolling of the display, an internal register storing display start line can be set to control the portion of the RAM data to be mapped to the display Table 6 shows the example in which the display start line register is set to 78H Graphic Display Data RAM (GDDRAM) Address Map Table 3 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, D2 D8191) SEG0 SEG1 SEG2 SEG3 SEG124 SEG125 SEG126 SEG127 SEG Outputs E 3F Column Address COM0 00 D0[3:0] D0[7:4] D1[3:0] D1[7:4] D62[3:0] D62[7:4] D63[3:0] D63[7:4] (HEX) COM1 01 D64[3:0] D64[7:4] D65[3:0] D65[7:4] D126[3:0] D126[7:4] D127[3:0] D127[7:4] COM126 COM127 COM Outputs 7E 7F Row Address (HEX) D8064[3:0] D8064[7:4] D8065[3:0] D8065[7:4] D8128[3:0] D8128[7:4] D8129[3:0] D8129[7:4] D8126[3:0] D8126[7:4] D8127[3:0] D8127[7:4] D8190[3:0] D8190[7:4] D8191[3:0] D8191[7:4] Nibble Re-map A[1]=0 Solomon Systech April 2005 P 16/39 Rev 14 SSD1328

17 Table 4 - GDDRAM Address Map - Vertical Address Increment A[2]=1, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, D2 D8191) SEG0 SEG1 SEG2 SEG3 SEG124 SEG125 SEG126 SEG127 SEG Outputs E 3F Column Address COM0 00 D0[3:0] D0[7:4] D128[3:0] D128[7:4] D7936[3:0] D7936[7:4] D8064[3:0] D8064[7:4] (HEX) COM1 01 D1[3:0] D1[7:4] D129[3:0] D129[7:4] D7937[3:0] D7937[7:4] D8065[3:0] D8065[7:4] COM126 COM127 COM Outputs (Display Startline=0) 7E 7F Row Address (HEX) D126[3:0] D126[7:4] D254[3:0] D254[7:4] D127[3:0] D127[7:4] D255[3:0] D255[7:4] D8062[3:0] D8062[7:4] D8190[3:0] D8190[7:4] D8063[3:0] D8063[7:4] D8191[3:0] D8191[7:4] Nibble Re-map A[1]=0 Table 5 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=1, Nibble Re-map A[1]=1, COM Re-map A[4]=0, Display Start line=00h (Data byte sequence: D0, D1, D2 D8191) SEG0 SEG1 SEG2 SEG3 SEG124 SEG125 SEG126 SEG127 SEG Outputs 3F 3E Column Address COM0 00 D63[7:4] D63[3:0] D62[7:4] D62[3:0] D1[7:4] D1[3:0] D0[7:4] D0[3:0] (HEX) COM1 01 D127[7:4] D127[3:0] D126[7:4] D126[3:0] D65[7:4] D65[3:0] D64[7:4] D64[3:0] COM126 COM127 COM Outputs (Display Startline=0) 7E 7F Row Address (HEX) D8127[7:4] D8127[3:0] D8126[7:4] D8126[3:0] D8191[7:4] D8191[3:0] D8190[7:4] D8190[3:0] D8065[7:4] D8065[3:0] D8064[7:4] D8064[3:0] D8129[7:4] D8129[3:0] D8128[7:4] D8128[3:0] Nibble Re-map A[1]=1 SSD1328 Rev 14 P 17/39 April 2005 Solomon Systech

18 Table 6 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=1, Display Start Line=78H (Data byte sequence: D0, D1, D2 D8191) SEG0 SEG1 SEG2 SEG3 SEG124 SEG125 SEG126 SEG127 SEG Outputs E 3F Column Address COM D0[3:0] D0[7:4] D1[3:0] D1[7:4] D62[3:0] D62[7:4] D63[3:0] D63[7:4] (HEX) COM D1[3:0] D64[7:4] D65[3:0] D65[7:4] D126[3:0] D126[7:4] D127[3:0] D127[7:4] COM121 COM120 COM Outputs (Display Startline=78H) 7E 7F Row Address (HEX) D126[3:0] D8064[7:4] D8065[3:0] D8065[7:4] D8126[3:0] D8126[7:4] D8127[3:0] D8127[7:4] D127[3:0] D8128[7:4] D8129[3:0] D8129[7:4] D8190[3:0] D8190[7:4] D8191[3:0] D8191[7:4] Nibble Re-map A[1]=0 Table 7 - GDDRAM Address Map - Horizontal Address Increment A[2]=0, Column Address Re-map A[0]=0, Nibble Re-map A[1]=0, COM Re-map A[4]=0, Display Start Line=00H (Data byte sequence: D0, D1, D2 D7811), Column Start Address = 01H, Column End Address = 3EH, Row Start Address = 01H, Row End Address = 7EH SEG0 SEG1 SEG2 SEG3 SEG124 SEG125 SEG126 SEG127 SEG Outputs E 3F Column Address COM0 00 (HEX) COM1 01 D0[3:0] D0[7:4] D61[3:0] D61[7:4] COM126 COM127 COM Outputs (Display Startline=0) 7E 7F Row Address (HEX) D7750[3:0] D7750[7:4] D7811[3:0] D7811[7:4] Nibble Re-map A[1]=0 Solomon Systech April 2005 P 18/39 Rev 14 SSD1328

19 Gray Scale Decoder In SSD1328, there are 16 gray levels from GS0 to GS15 The gray scale of the display is defined by the pulse width (PW) of current drive phase, except GS0 there is no pre-charge and current drive Each L value represents an offset to the corresponding gray scale level See below table and graphical representation: Table 8 -gray scale pulse width set table Description Number of DCLKs L1 Set GS1 level Pulse Width 0-7 L2 Set GS2 level Pulse Width Offset 1-8 L3 Set GS3 level Pulse Width Offset 1-8 L13 Set GS13 level Pulse Width Offset 1-8 L14 Set GS14 level Pulse Width Offset 1-8 L15 Set GS15 level Pulse Width Offset 1-8 DCLK: Internal Display Clock It is used for defining phase clock period Figure 6 - Gray scale pulse width set diagram One Row Period Phase 1 Phase 2 Phase 3 GS0 GS1 P1 P2 PW GS2 offset GS3 offset GS13 offset GS14 offset GS15 offset K= (POR) K: number of DCLKs no precharge and current drive Precharge Current Drive Table 9 - Gray scale pulse width default values POR Result L1=1 GS1 level Pulse width=1 L2=1 GS2 level Pulse width=3 L3=1 GS3 level Pulse width=5 L4=1 GS4 level Pulse width=7 L5=1 GS5 level Pulse width=9 L6=1 GS6 level Pulse width=11 L7=1 GS7 level Pulse width=13 L8=1 GS8 level Pulse width=15 L9=1 GS9 level Pulse width=17 L10=1 GS10 level Pulse width=19 L11=1 GS11 level Pulse width=21 L12=1 GS12 level Pulse width=23 L13=1 GS13 level Pulse width=25 L14=1 GS14 level Pulse width=27 L15=1 GS15 level Pulse width=29 SSD1328 Rev 14 P 19/39 April 2005 Solomon Systech

20 COMMAND TABLE Table 10 - Command Table (D/C# =0, R/W#(WR#)=0, E (RD#)=1) Hex Command Description 15 A[5:0] B[5:0] Set Column Address Second command A[5:0] sets the column start address from 0-63, POR=00H Third command B[5:0] sets the column end address from 0-63, POR=3FH 75 A[6:0] B[6:0] 81 A[6:0] 84~86 A0 A[6:0] A1 A[6:0] A2 A[6:0] A4~A7 A8 A[6:0] Set Row address Set Contrast Control Register Set Current Range Set Re-map Set Display Start Line Set Display Offset Set Display Mode Set Multiplex Ratio Second command A[6:0]sets the row start address from 0-127, POR=00H Third command B[6:0] sets the row end address from 0-127, POR=7FH Double byte command to select 1 out of 128 contrast steps Contrast increases as level increase The level is set to 40H after POR 84H=Quarter Current Range (POR) 85H=Half Current Range 86H=Full Current Range A[0]=0, Disable Column Address Re-map (POR) A[0]=1, Enable Column Address Re-map A[1]=0, Disable Nibble Re-map (POR) A[1]=1, Enable Nibble Re-map A[2]=0, Disable Horizontal Address Increment (POR) A[2]=1, Enable Vertical Address Increment A[4]=0, Disable COM Re-map (POR) A[4]=1, Enable COM Re-map A[5]=0, Reserved (POR) A[5]=1, Reserved A[6]=0, Disable COM Split Odd Even (POR) A[6]=1, Enable COM Split Odd Even Set display RAM display start line register from Display start line register is reset to 00H after POR Set vertical scroll by COM from The value is reset to 00H after POR A4H=Normal Display (POR) A5H=Entire Display On, all pixels are turned on in GS level 15 A6H=Entire Display Off, all pixels turns off A7H=Inverse Display The next command determines multiplex ratio N from 16MUX-128MUX, POR=7FH(128MUX) AD A[7:0] Initialization The next command 02H must be issued after reset Solomon Systech April 2005 P 20/39 Rev 14 SSD1328

21 AE~AF B1 A[3:0] A[7:4] B2 A[7:0] Set Display On/Off Set Phase Length Set Row Period AEH=Display off (Sleep mode) (POR) AFH=Display on A[3:0]=P1, phase 1 period of 1-16 DCLK clocks, POR=4 A[7:4]=P2, phase 2 period of 1-16 DCLK clocks, POR=7 The next command sets the number of DCLKs, K, per row between , POR=40d display clocks The K value should be set as K=P1+P2+GS15 pulse width (POR: ) B3 A[3:0] A[7:4] B8 A[2:0] B[2:0] B[6:4] C[2:0] C[6:4] D[2:0] D[6:4] E[2:0] E[6:4] F[2:0] F[6:4] G[2:0] G[6:4] H[2:0] H[6:4] Set Display Clock Divide Ratio/Oscillator Frequency Set Gray Scale Table The lower nibble of the next command sets the divide ratio of the display clocks: Divide ratio= 1-16, POR=1 The higher nibble of the next command sets the Oscillator Frequency Oscillator Frequency increases with the value of A[7:4] and vice versa POR=0 The next eight bytes of command set the gray scale level of GS1-15 as below: A[2:0]=L1, POR=1 B[2:0]=L2, POR=1 B[6:4]=L3, POR=1 C[2:0]=L4 POR=1 C[6:4]=L5, POR=1 D[2:0]=L6, POR=1 D[6:4]=L7, POR=1 E[2:0]=L8, POR=1 E[6:4]=L9, POR=1 F[2:0]=L10, POR=1 F[6:4]=L11, POR=1 G[2:0]=L12, POR=1 G[6:4]=L13, POR=1 H[2:0]=L14, POR=1 H[6:4]=L15, POR=1 E3 NOP Command for No Operation SSD1328 Rev 14 P 21/39 April 2005 Solomon Systech

22 Table 11 - Read Command Table (D/C#=0, R/W#(WR#)=1, E(RD#)=1 for 6800 or E(RD#)=0 for 8080) D7=0:reserved D7=1:reserved D6=0:indicates the display is ON D 7D 6D 5D 4D 3D 2D 1D 0 D6=1:indicated the display is OFF Status Register Read D5=0:reserved D5=1:reserved D4=0:reserved D4=1:reserved Note: Patterns other than that given in Command Table are prohibited to enter to the chip as a command; Otherwise, unexpected result will occur Data Read / Write To read data from the GDDRAM, input High to R/W#(WR#) pin and D/C# pin for 6800-series parallel mode, Low to E (RD#) pin and High to D/C# pin for 8080-series parallel mode In horizontal address increment mode, GDDRAM column address pointer will be increased by one automatically after each data read In vertical address increment mode, GDDRAM row address pointer will be increased by one automatically after each data read Also, a dummy read is required before the first data read See Figure 3 in Functional Description To write data to the GDDRAM, input Low to R/W#(WR#) pin and High to D/C# pin for 6800-series parallel mode and 8080-series parallel mode For serial interface mode, it is always in write mode In horizontal address increment mode, GDDRAM column address pointer will be increased by one automatically after each data write In vertical address increment mode, GDDRAM row address pointer will be increased by one automatically after each data write It should be noted that, in horizontal address increment mode, the row address pointer would be increased by one automatically if the column address pointer wraps around In vertical address increment mode, the column address pointer will be increased by one automatically if the row address pointer wraps around D/C# R/W#(WR #) Comment Address Increment 0 0 Write Command No 0 1 Read Status No 1 0 Write Data Yes 1 1 Read Data Yes Table 12 - Address Increment Table (Automatic) Solomon Systech April 2005 P 22/39 Rev 14 SSD1328

23 COMMAND DESCRIPTIONS Set Column Address This command specifies column start address and end address of the display data RAM This command also sets the column address pointer to column start address Set Row Address This command specifies row start address and end address of the display data RAM This command also sets the row address pointer to row start address Set Contrast Control Register This command is to set Contrast Setting of the display The chip has 128 contrast steps from 00H to 7FH The segment output current increases linearly with the increase of contrast step See Figure 7 at below Segment current vs Contrast setting Full current range Half current range Quarter current range Current (ua) F 1F 2F 3F 4F 5F 6F 7F Contrast Setting Figure 7 - Segment current vs Contrast setting Set Current Range This command is used to select quarter range or half range or full range current mode With the same contrast level, quarter range mode will give a quarter of the current output of the full range mode Similar to half range current mode, it will give a half of the current output of the full range mode See Figure 7 for details In POR, quarter range current mode is default SSD1328 Rev 14 P 23/39 April 2005 Solomon Systech

24 Set Re-map This command changes the mapping between the display data column address and segment driver, row address and common driver It allows flexibility in layout during OLED module assembly See the Re-map setting below: Column Address Re-map If column address re-map is set, Col 0-63 map to SEG127-0, regardless of start column and end column commands Nibble Re-map If nibble re-map is set, the two nibbles of the data bus for RAM access are re-mapped, such that (D7, D6, D5, D4, D3, D2, D1, D0) acts like (D3, D2, D1, D0, D7, D6, D5, D4) This feature working with Column Address Re-map would produce an effect of flipping outputs SEG0-127 to SEG127-SEG0 Address Increment Mode If horizontal increment mode is set, the column address pointer advances after each RAM access If vertical increment mode is set, the row address pointer advances after each RAM access COM Re-map This 3-bit command is used to set the mapping for COM signals If COM re-map is set, ROW maps to COM127-0, regardless of start and end row commands If COM split odd even is set, ROW0,2,4,,62 map to COM0-63, ROW1,3,5,,63 map to COM See Table 13 below: A[4:6] COM ROW ROW A[4:6] COM0,1,2,,63 COM64,65,66,, ROW0,1,2,,63 ROW64,65,66,, ROW0,2,4,,126 ROW1,3,5,,127 Table 13 - COM Re-map setting Set Display Start Line This command is to set Display Start Line register to determine starting address of display RAM to be displayed by selecting a value from 0 to 127 Set Display Offset This is a double byte command The next command specifies the mapping of display start line (it is assumed that COM0 is the display start line, display start line register equals to 0) to one of COM0-127 For example, to move the COM16 towards the COM0 direction for 16 lines, the 7-bit data in the second command should be given by To move in the opposite direction by 16 lines, the 6-bit data should be given by (128-16) and so the second command should be Solomon Systech April 2005 P 24/39 Rev 14 SSD1328

25 Set Display Mode This command is used to set Normal Display, Entire Display On, Entire Display Off and Inverse Display Set Entire Display On forces the entire display to be at gray level GS15 regardless of the contents of the display data RAM Set Entire Display Off forces the entire display to be at gray level GS0 regardless of the contents of the display data RAM Normal Display will turn the data to ON at the corresponding gray level Inverse display will turn the data as follow: Table 14 - Mapping of data with each gray scale level at different display mode Data D X4 D X3 D X2 D X1 Normal Display (A4H) Entire Display On (A5H) Entire Display Off (A6H) 0000 GS0 GS15 GS0 GS GS1 GS15 GS0 GS GS2 GS15 GS0 GS GS3 GS15 GS0 GS GS4 GS15 GS0 GS GS5 GS15 GS0 GS GS6 GS15 GS0 GS GS7 GS15 GS0 GS GS8 GS15 GS0 GS GS9 GS15 GS0 GS GS10 GS15 GS0 GS GS11 GS15 GS0 GS GS12 GS15 GS0 GS GS13 GS15 GS0 GS GS14 GS15 GS0 GS GS15 GS15 GS0 GS0 Inverse Display (A7H) Set Multiplex Ratio This command sets multiplex ratio from 16 to 128 In POR, multiplex ratio is 128 Set Display On/Off This command turns the display on or off When the display is off, the segment and common output are in high impedance state Set Phase Length This is a double byte command The lower nibble of the second byte selects phase 1 period (no precharge and current drive) from 1 to 16 DCLKs POR is A[3:0]=4 The higher nibble of the second byte is used to select phase 2 period (pre-charge) from 1 to 16 DCLKs POR is A[7:4]=7 Set Row Period This command is used to set the row period It is defined by multiplying the internal display clock period by the number of internal display clocks per row (Value from d) POR is 40d The larger the value, the more precise of each gray scale level can be tuned See Gray Scale Table command for details Also, It is used to define the frame frequency with the use of Display Clock Divide Ratio command together Row period equals to the sum of phase 1, 2 periods and the pulse width of GS15 See equation in command table on page 20 SSD1328 Rev 14 P 25/39 April 2005 Solomon Systech

26 Set Display Clock Divide Ratio This command is used to set the frequency of the internal display clocks, DCLKs It is defined by dividing the oscillator frequency by the divide ratio (Value from 1 to 16) POR is 1 Frame frequency is determined by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency See equation on page 20 Set Oscillator Frequency This is a double byte command The lower nibble of the second byte is used to select the oscillator frequency Default value is shown in Table 17 on page 28 Set Gray Scale Table This command is used to set the gray scale table for the display Except GS0, which has no pre-charge and current drive, each GS level is programmed by a set of offset values As shown in Table 8, GS1 is defined with pulse width equals to the first offset value, L1, select from 0-7 internal display clocks GS2 is defined with pulse width equals to GS1 plus the next offset value, L2, select from1-8 internal display clocks Similarly, the next GS level is defined with pulse width equals to its lower one GS level plus the next offset value, select from 1-8 internal display clocks In normal operation, GS15 should take the full current drive period as its pulse width Therefore, the row period should be set as the sum of phase 1 period, phase 2 period, and the pulse width of GS15 with the use of Row period command NOP No Operation Command Status register Read This command is issued by setting D/C# low during a data read (refer to Figure 8 and Figure 9 parallel interface waveform) It allows the MCU to monitor the internal status of the chip Solomon Systech April 2005 P 26/39 Rev 14 SSD1328

27 MAXIMUM RATINGS Table 15 - Maximum Ratings (Voltage Reference to V SS) Symbol Parameter Value Unit V DD -03 to +4 V V CC Supply Voltage 0 to 18 V V REF 0 to 18 V V COMH Supply Voltage/Output voltage 0 to 16 V - SEG/COM output voltage 0 to 16 V V in Input voltage Vss-03 to Vdd+03 V T A Operating Temperature -30 to +90 ºC T stg Storage Temperature Range -65 to +150 ºC *Maximum Ratings are those values beyond which damage to the device may occur Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description DC CHARACTERISTICS Table 16 - DC Characteristics (Unless otherwise specified, Voltage Referenced to V SS, V DD = 24 to 35V, T A = 25 C) Symbol Parameter Test Condition Min Typ Max Unit V CC Operating Voltage V V DD Logic Supply Voltage V V OH High Logic Output Level IOUT = 100uA, 33MHz 09*V DD - V DD V V OL Low Logic Output Level IOUT = 100uA, 33MHz 0-01*V DD V V IH High Logic Input Level IOUT = 100uA, 33MHz 08*V DD - V DD V V IL Low Logic Input Level IOUT = 100uA, 33MHz 0-02*V DD V I SLEEP Sleep mode Current No loading ua I CC V CC Supply Current VDD=27V, external VCC=12V, IREF=10uA, Frame rate=110hz, All one pattern, Display on, no loading Contrast = 7F ua I DD V DD Supply Current VDD=27V, external VCC=12V, IREF=10uA, Frame rate=110hz, All one pattern, Display on, no loading Contrast = 7F ua I SEG Segment Output Current VDD=27V, VCC=12V, IREF=10uA, Frame rate=110hz, Display on, Segment pin under test is connected with a 20K resistive load to VSS Contrast = 7F Contrast = 5F Contrast = 3F Contrast = 1F ua Adjacent pin - ±2 - Dev Segment output current uniformity VDD=27V, VCC=12V, IREF=10uA, Contrast=7F Overall pin to pin - - ±3 % SSD1328 Rev 14 P 27/39 April 2005 Solomon Systech

28 AC CHARACTERISTICS Table 17 - AC Characteristics (Unless otherwise specified, Voltage Referenced to V SS, V DD = 24 to 35V, T A = 25 C) Symbol Parameter Test Condition Min Typ Max Unit F OSC Oscillation Frequency of Vdd = 27V, IREF = 10uA khz Display Timing Generator F FRM Frame Frequency for 128 MUX Mode 128x128 Graphic Display Mode, Display ON, Internal Oscillator Enabled - F OSC X 1/(D*K*128) - Hz D: divide ratio K: number of display clocks Refer to command table for detail description Solomon Systech April 2005 P 28/39 Rev 14 SSD1328

29 Table Series MPU Parallel Interface Timing Characteristics (V DD - V SS = 24 to 35V, T A = 25 C) Symbol Parameter Min Typ Max Unit t cycle Clock Cycle Time ns t AS t AH t DSW t DHW t DHR t OH t ACC PW CSL PW CSH t R t F Address Setup Time Address Hold Time Write Data Setup Time Write Data Hold Time Read Data Hold Time Output Disable Time Access Time Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) Rise Time Fall Time ns ns ns ns ns ns ns ns - - ns ns ns D/C# R/W#(WR#) t AS t AH E(RD#) t cycle PW CSH CS# PW CSL t R t F t DSW t DHW D 0~D 7(WRITE) Valid Data D 0~D 7(READ) t ACC Valid Data t DHR Figure series MPU Parallel Interface Characteristics t OH SSD1328 Rev 14 P 29/39 April 2005 Solomon Systech

30 Table Series MPU Parallel Interface Timing Characteristics (V DD - V SS = 24 to 35V, T A = 25 C) Symbol Parameter Min Typ Max Unit t cycle Clock Cycle Time ns t AS t AH t DSW t DHW t DHR t OH t ACC PW CSL PW CSH t R t F Address Setup Time Address Hold Time Write Data Setup Time Write Data Hold Time Read Data Hold Time Output Disable Time Access Time Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) Rise Time Fall Time ns ns ns ns ns ns ns ns - - ns ns ns D/C# ta t AH R/W#(WR#) E(RD#) t cycle PW CSH CS# PW CSL t R t F t DHW t DSW D 0~D 7(WRITE) Valid Data D 0~D 7(READ) t ACC Valid Data t DHR Figure series MPU Parallel Interface Characteristics t OH Solomon Systech April 2005 P 30/39 Rev 14 SSD1328

31 Table 20 - Serial Interface Timing Characteristics (V DD - V SS = 24 to 35V, T A = 25 C) Symbol Parameter Min Typ Max Unit t cycle Clock Cycle Time ns t AS t AH t CSS t CSH t DSW t DHW t CLKL t CLKH t R t F Address Setup Time Address Hold Time Chip Select Setup Time Chip Select Hold Time Write Data Setup Time Write Data Hold Time Clock Low Time Clock High Time Rise Time Fall Time ns ns ns ns ns ns ns ns ns ns D/C# t AS t AH CS# t CSS t CSH t CLKL t cycle t CLKH SCLK(D 0) t F t R t DSW t DHW SDIN(D 1) Valid Data CS# SCLK(D 0) SDIN(D 1) D7 D6 D5 D4 D3 D2 D1 D0 Figure 10 - Serial Interface Characteristics SSD1328 Rev 14 P 31/39 April 2005 Solomon Systech

32 APPLICATION EXAMPLE The configuration for 6800-parallel interface mode, externally V CC is shown in the following diagram: (V DD =27V, V CC =V REF =12V, I REF =10uA) DISPLAY PANEL SIZE 128 X 128 COM63 COM0 SEG0 SEG127 COM64 COM127 SSD1328TR1 VSS VCC VCOMH VREF D0~D7 E(RD#) R/W#(WR#) D/C# RES# CS# IREF BS0~2 VDD VDDB GDR RESE FB VBREF VCOMH VCC VSS R1 C1 C2 C3 VSS D0~D7 E (RD#) R/W#(WR#) D/C# RES# CS# BS0~2 VDD VCC VSS [GND] VSS [GND] [GND] Pin connected to MCU interface: D0~D7, E, R/W#, D/C#, CS#, RES# Pin internally connected to VDD: M/S#, CLS Pin internally connected to VSS: VSSB Pin externally connected to VDD: BS2, VDDB Pin externally connected to VSS: BS0, BS1 Pin externally connected to VCC: VREF Pin floated: GDR, RESE, FB, VB REF C1~ C3: 47uF R1: 910kΩ, R1=(Voltage at IREF pin-vss)/i REF Figure 11 - Application Example for SSD1328TR1 Solomon Systech April 2005 P 32/39 Rev 14 SSD1328

33 SSD1328TR1 TAB PACKAGE DIMENSION SOLOMON SOLOMON SSD1328T SSD1328 Rev 14 P 33/39 April 2005 Solomon Systech

34 Solomon Systech April 2005 P 34/39 Rev 14 SSD1328

35 SSD1328TR1 PIN ASSIGNMENT DUMMY VSS VCC VCOMH VREF D7 D6 D5 D4 D3 D2 D1 D0 E(RD#) R/W#(WR#) D/C# RES# CS# IREF BS2 BS1 BS0 VDD VDDB VBREF RESE FB GDR VCOMH VCC VSS VSSB DUMMY DUMMY COM63 COM62 COM61 COM2 COM1 COM0 DUMMY DUMMY SEG0 SEG1 SEG2 SEG125 SEG126 SEG127 DUMMY DUMMY COM64 COM65 COM66 COM125 COM126 COM127 DUMMY DUMMY Figure 12 - SSD1328TR1 TAB pin assignment (Copper view, Mirror TAB design) SSD1328 Rev 14 P 35/39 April 2005 Solomon Systech

36 Note: Dummy pin should be in no connection and do not group them together PIN NO PIN NAME PIN NO PIN NAME PIN NO PIN NAME PIN NO PIN NAME PIN NO PIN NAME PIN NO PIN NAME 1 DUMMY 33 DUMMY 99 DUMMY 149 SEG SEG COM0 2 VSS 34 DUMMY 100 DUMMY 150 SEG SEG COM1 3 VCC 35 COM DUMMY 151 SEG SEG COM2 4 VCOMH 36 COM DUMMY 152 SEG SEG COM3 5 VREF 37 COM DUMMY 153 SEG SEG COM4 6 D7 38 COM DUMMY 154 SEG SEG COM5 7 D6 39 COM DUMMY 155 SEG SEG COM6 8 D5 40 COM DUMMY 156 SEG SEG COM7 9 D4 41 COM DUMMY 157 SEG SEG COM8 10 D3 42 COM DUMMY 158 SEG SEG COM9 11 D2 43 COM DUMMY 159 SEG SEG COM10 12 D1 44 COM DUMMY 160 SEG SEG COM11 13 D0 45 COM DUMMY 161 SEG SEG COM12 14 E(RD#) 46 COM DUMMY 162 SEG SEG COM13 15 R/W#(WR#) 47 COM DUMMY 163 SEG SEG COM14 16 D/C# 48 COM DUMMY 164 SEG SEG COM15 17 RES# 49 COM DUMMY 165 SEG SEG COM16 18 CS# 50 COM DUMMY 166 SEG SEG COM17 19 IREF 51 COM SEG SEG SEG COM18 20 BS2 52 COM SEG SEG SEG COM19 21 BS1 53 COM SEG SEG SEG COM20 22 BS0 54 COM SEG SEG SEG COM21 23 VDD 55 COM SEG SEG SEG9 285 COM22 24 VDDB 56 COM SEG SEG SEG8 286 COM23 25 VBREF 57 COM SEG SEG SEG7 287 COM24 26 RESE 58 COM SEG SEG SEG6 288 COM25 27 FB 59 COM SEG SEG SEG5 289 COM26 28 GDR 60 COM SEG SEG SEG4 290 COM27 29 VCOMH 61 COM SEG SEG SEG3 291 COM28 30 VCC 62 COM SEG SEG SEG2 292 COM29 31 VSS 63 COM SEG SEG SEG1 293 COM30 32 VSSB 64 COM SEG SEG SEG0 294 COM31 65 COM SEG SEG DUMMY 295 COM32 66 COM SEG SEG DUMMY 296 COM33 67 COM SEG SEG DUMMY 297 COM34 68 COM SEG SEG DUMMY 298 COM35 69 COM SEG SEG DUMMY 299 COM36 70 COM SEG SEG DUMMY 300 COM37 71 COM SEG SEG DUMMY 301 COM38 72 COM SEG SEG DUMMY 302 COM39 73 COM SEG SEG DUMMY 303 COM40 74 COM SEG SEG DUMMY 304 COM41 75 COM SEG SEG DUMMY 305 COM42 76 COM SEG SEG DUMMY 306 COM43 77 COM SEG SEG DUMMY 307 COM44 78 COM SEG SEG DUMMY 308 COM45 79 COM SEG SEG DUMMY 309 COM46 80 COM SEG SEG DUMMY 310 COM47 81 COM SEG SEG DUMMY 311 COM48 82 COM SEG SEG DUMMY 312 COM49 83 COM SEG COM50 84 COM SEG COM51 85 COM SEG COM52 86 COM SEG COM53 87 COM SEG COM54 88 COM SEG COM55 89 COM SEG COM56 90 COM SEG COM57 91 COM SEG COM58 92 COM SEG COM59 93 COM SEG COM60 94 COM SEG COM61 95 COM SEG COM62 96 COM SEG COM63 97 COM DUMMY 98 COM DUMMY Table 21 - SSD1328TR1 pin assignment Solomon Systech April 2005 P 36/39 Rev 14 SSD1328