CoreCommander. User Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)

Size: px
Start display at page:

Download "CoreCommander. User Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)"

Transcription

1 CoreCommander User Guide, Inc. (USA) Murphy Avenue San Martin, CA (408) Board Version: r2a Document Version: 2.0 Document Date:

2 Copyright 2012,.All rights reserved. SLS, An Embedded systems company, the stylized SLS logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of SLS in India and other countries. All other products or service names are the property of their respective holders. SLS products are protected under numerous U.S. and foreign patents and pending applications, mask working rights, and copyrights. SLS warrants performance of its semiconductor products to current specifications in accordance with SLS is standard warranty, but reserves the right to make changes to any products and services at any time without notice. SLS assumes no responsibility or liability arising out of the application or use of any information, products, or service described herein except as expressly agreed to in writing by SLS. SLS customers are advised to obtain the latest version of specifications before relying on any published information and before orders for products or services. ug_corecommander_2.0 ii

3 About this Guide Introduction This document familiarizes you with the contents of the CoreCommander, the Embedded Development board that allows seamless integration of IP Cores, and guides you through the CoreCommander setup, downloading and running the example applications. Table below shows the revision history of the getting started user guide. Version Date Description 2.0 Updated board version r1b to r2a Removed Application Selector of chapter 5 Updated figure 3.1 and 3.5 Updated all figures in chapter June 2011 Grammatically changed 1.8 October 2010 Changed text from CCD cable to USB BitJetLite in all chapters. 1.7 December 2009 Modified Figure 3.1. Installed Directory structure and Table 3.1 Added text for Installing the PinMapper Software 1.6 August 2009 Changed the path of image folder and removed capitalized from folder names. Added Chapter 5: Application Selector Modified Chapter Design Examples. Modified all examples using Application selector. Added an Appendix: Restoring the factory design to the Flash device. 1.5 May 2009 Added Appendix B: Powering USB Embedded Host from the USB Device Power. 1.4 April 2009 Updated SDHC and USB20HR IP Core version. iii

4 How to Contact SLS Version Date Description 1.3 March 2009 Added text to power up the board with External/Battery supply in chapter 2: power up the board section. Modified Figure 3.1, Figure 4.4, Figure 4.5 Added Figure 4.7 and Figure 4.8 Modified Table 3.1 Added Installing CoreCommander Driver (CCD) cable text in place of Installing USB Blaster Driver text. Replaced USB Blaster with CCD Cable 1.2 February 2009 Modified Chapter 5. Design Examples. 1.1 December 2008 Updated document for the CoreCommander board, r1b. 1.0 July 2008 First release How to Contact SLS For the most up-to-date information regarding about SLS products, go to the SLS worldwide website at For additional information on about SLS products, consult the source shown below. Information Type Product literature services, SLS literature services, Non-technical customer services, Technical support. Typographic Conventions The document uses the typographic conventions shown as below. Visual Cue Meaning Bold Type with Initial Capital Letters Bold Type with Italic Letters All Headings and Sub Headings Titles in a document are displayed in bold type with initial capital letters; Example: Introduction, Kit Contents All Definitions, Figure and Table Headings are displayed in Italics. Examples: Figure 2-1. CoreCommander Kit Contents iv

5 Visual Cue Meaning Numbered steps are used in a list of items, when the sequence of items is important. such as steps listed in procedure. Bullets are used in a list of items when the sequence of items is not important. The hand points to information that requires special attention. The caution sign indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process. The warning sign indicates information that should be read prior to starting or continuing the procedure or processes. The feet direct you to more information on a particular topic. v

6 Contents About this Guide... iii Introduction...iii How to Contact SLS...iv Typographic Conventions...iv 1. About CoreCommander... 1 Introduction... 1 Kit Contents Getting Started... 3 Introduction... 3 Before You Begin... 3 Check the CoreCommander Kit Contents... 3 Inspect the CoreCommander... 4 Hardware and Software Requirements...4 Further Reference Software Installation... 6 Installing the CoreCommander CD-ROM... 6 Installing Mass Storage Driver... 8 Installing SLS USB BitJetLite Driver Installing USB BitJetLite Driver on Windows PC Setting Up USB BitJetLite Hardware in the Quartus II Software CoreCommander Hardware Setup Introduction Requirements Board Setup Power Up the Board Using External Power Supply Using USB Cable vi

7 Using Battery...18 Configuring the FPGA Design Examples About Design Examples JPEG/MPEG Viewer USB 2.0 Host Mass Storage Application USB 2.0 Device Mass Storage Application using SD RAM USB 2.0 Device Mass Storage Application using SD Card...32 Further Reference Appendix A: Configuring PROM (M25P16)...35 Introduction Creating.JIC File Configuring PROM (M25P16) Appendix B: Restoring the Factory Design to the Flash Device...37 vii

8 1. About CoreCommander Introduction Kit Contents The CoreCommander is an Embedded Development board allowing seamless IP Core integration and more. This board is packaged with the Cyclone III Embedded Development board and User Interface Board. The CoreCommander kit contains: A Cyclone III Embedded Development board provides a ready to use embedded development platform with SLS IP cores, drivers and application software ensuring quick and easy implementation with reduced risk and low cost. Key features of the board includes Altera Cyclone III device implementation, small form-factor, on-board ULPI PHY for both USB configurations (Host and OTG), more than 36 general purpose pins to have expandable development on board, enhanced user interface through User Interface board. For detailed information about the components and interfaces included on the Cyclone III Embedded Development board, and about their locations on the board, refer to the Cyclone III Embedded Development Board Components section of Corecommander board Reference Manual. A User Interface board Provides 1.7 TFT LCD and Navigation Keypad which enhances user interface. For detailed information about the components and interfaces included on the User Interface board, and about their locations on the board, refer to the User Interface Board Components section of CoreCommander Reference Manual. CoreCommander CD ROM - This CD ROM includes several designs for exercising the Embedded Development. In addition the following documentation is included: CoreCommander Reference manual USB 2.0 Device Mass Storage using SD Card, USB 2.0 Device Mass Storage using SDRAM, USB 2.0 Host Mass Storage and JPEG /MPEG Viewer Demonstration Examples USB 2.0 Device, SD Host Controller, USB 2.0 Host Controller and ONFI Controller IP Core 1

9 Kit Contents Standard Reference Design Schematic of Cyclone III Embedded Development board and User Interface board 2

10 2. Getting Started Introduction This user guide familiarizes you with the contents of the CoreCommander and guides you through the CoreCommander setup. Using this guide, you can do the following: Inspect the contents of the CoreCommander Overview of the design resources available with the product Set up, power up and verify correct operation of the CoreCommander hardware Downloading and running the example applications For complete details on the CoreCommander, refer CoreCommander Reference Manual. Before You Begin Before using the CoreCommander or installing the software, check the CoreCommander contents and inspect the board to verify that you received all of the items listed in this section. If any of the items are missing, contact SLS before you proceed. Check the CoreCommander Kit Contents CoreCommander contains the following items: CoreCommander board 5V, 2A Power Supply Adapter Two USB Mini AB Type Cable SLS USB BitJetLite Download Cable 2 GB SD Card CD ROM 3

11 Before You Begin Figure 2-1. CoreCommander Kit Contents Inspect the CoreCommander Place the board on an anti-static surface and inspect it to ensure that it has not been damaged during shipment. Without proper anti-static handling, the CoreCommander can be damaged. Verify that all components are on the board and appear intact. Hardware and Software Requirements Following is the hardware and software requirements required to use the CoreCommander board. 1. Windows XP, Vista or 7 Operating System 2. SLS USB BitJetLite Download Cable 3. Altera Tool Suite v11.1 or above 4. CoreCommander Board Accessories For the Altera tools system requirement, refer the Altera website at for details. 4

12 Getting Started Further Reference For more information on CoreCommander, refer CoreCommander Reference Manual. 5

13 3. Software Installation The instructions in this section explain how to install the CoreCommander CD ROM. Before starting the installation, verify that you have complied with the conditions described in Hardware and Software Requirements on page 4. Installing the CoreCommander CD-ROM The CoreCommander CD-ROM contains the following items: Reference Designs Demonstrations CoreCommander Reference Manual (this document) Encrypted IPs Schematics To install the CoreCommander CD-ROM, perform the following steps: 1. Insert the CoreCommander CD-ROM into the CD-ROM drive. The CD-ROM should start an auto-install process. If it does not, browse to the CD-ROM drive and double-click on the CoreCommander_ <Board Version>_<Setup Version>.exe where Board Version variable is the CoreCommander board version number and Setup Version variable is the CoreCommander package setup version number. 2. Follow the online instructions to complete the installation process. The installation program copies the CoreCommander files to the computer hard disk. When the installation is complete, the CoreCommander installation program creates the directory structure shown in Figure 3-1. IP licenses required to recomplile the reference design: SD Host Controller, v2.7 USB 2.0 Device with Avalon Interface - ULPI support (USB20SR), v1.2 ONFI Controller IP Core v1.2 USB 2.0 Embedded Host Controller IP Core v1.7 6

14 Software Installation For more information on how to obtain evaluation or shipping licenses for the above refer to Figure 3-1. Installed Directory Structure Table 3-1 lists the file directory names and a description of their contents. The default Windows installation directory is c:\sls\kits\corecommander. Table 3-1. Installed Directory Contents Directory Name board_design_files Description of Contents Contains Cyclone III Embedded Development board and User Interface board s schematics. demos Contains demonstrations which includes USB 2.0 Host Mass Storage, JPEG/MPEG Viewer, USB 2.0 Device Mass Storage using SD Card, and USB 2.0 Device Mass Storage using SDRAM. 7

15 Installing Mass Storage Driver Table 3-1. Installed Directory Contents Directory Name documents factory_contents factory_recovery sdcard_contents sdcard_format ip_cores hw_ref_design resources c_source driver Description of Contents Contains CoreCommander Reference Manual, User Guide, Data sheets and readme help files. Contains factory contents. Contains factory design recovery files. Contains files and folders stored in the SD Card. Contains batch file to format the SD Card. Contains USB 2.0 Device (USB20SR) v1.2, SD Host Controller v2.7, ONFI Controller v1.2, USB20 Host Controller v1.7, IPs and LCD Interface v1.0. Contains CoreCommnader reference design. (.qar-archive project). Contains additional set up/files for CoreCommander use. Contains the c_source of NAND Flash. Contains SLS USB BitJetLite Download Cable setup. Installing Mass Storage Driver If the Mass Storage driver is not installed on your PC having Windows XP OS then follow the steps described below to install the driver: 1. If the Mass Storage driver is not installed on your system then Found New Hardware Wizard window will appear. See Figure

16 Software Installation Figure 3-2. Found New Hardware Wizard - Page 1 2. Select No, not this time option and click Next. Figure 3-3. Found New Hardware Wizard - Page 2 3. Select Install the software automatically (Recommended) option and click Next. 9

17 Installing SLS USB BitJetLite Driver Figure 3-4. Found New Hardware Wizard - Page 3 Installing SLS USB BitJetLite Driver 4. On the Hardware Installation window click Continue Anyway button. 5. Windows will install driver for Mass Storage Device, click Finish to complete hardware installation. The CoreCommander comes with the SLS USB BitJetLite Download Cable for FPGA programming. However, for the host computer and development board to communicate, you must install the USB BitJetLite Download Cable driver on the host computer. This section describes installing the SLS USB BitJetLite driver and setting up the USB BitJetLite hardware in the Quartus II software. Installing USB BitJetLite Driver on Windows PC This section describes how to install the SLS USB BitJetLite driver on Windows 2000, Windows XP/7 32/64-Bit systems. The driver is located at: <CoreCommander Installation Path>\resources\driver\usb_bitjet_lite. To install the driver, follow the directions below: 1. Double-click on setup.exe located at <CoreCommander Installation Path>\resources\driver\usb_bitjet_lite. 10

18 Software Installation 2. Follow the on-screen instruction to install the USB BitJetLite related files into your PC. 3. After completing installation, plug in the USB BitJetLite to the PC. 4. Found New Hardware Wizard appears. 5. On the Found New Hardware Wizard window, click No, not this time and then click Next to continue. 6. Select Install from a list of specific location (Advanced) and click Next to continue. 7. Select Don t search. I will choose the driver to install. Click Next. 8. Select Universal Serial Bus Controllers, and click Next to continue. 9. Select Have Disk and browse to the location of the driver on your system: <SLS USB BitJetLite Download Cable Installation Path> \Drivers. 10. Select slsusb.inf and click OK. 11. Select SLS USB BitJetLite and click Next to continue. 12. Click Next to install the driver. 13. Click Continue Anyway when the Hardware Installation warning appears. 14. Click OK. 15. Click Finish to exit the new hardware installation wizard. 16. Reboot your system. Setting Up USB BitJetLite Hardware in the Quartus II Software Use the following steps to set up the USB BitJetLite hardware in the Quartus II software: 1. Start the Quartus II software. 2. Choose Programmer (Tools menu). 3. Click Hardware Setup. The Hardware Settings tab of the Hardware Setup dialog box is displayed. See Figure From the drop-down menu, select USB-BitJetLite. 11

19 Installing SLS USB BitJetLite Driver Figure 3-5. Hardware Setup Dialog 5. Click Close to close the Hardware Setup dialog box. 12

20 4. CoreCommander Hardware Setup Introduction Requirements Board Setup The instructions in this section explain how to connect the User Interface Board to the Cyclone III Embedded Development board and configure the FPGA. Before starting the installation, verify that you have complied with the conditions described in Hardware and Software Requirements on page 4 and have completed the following requirements: Quartus II software installed on the host computer SLS USB BitJetLite driver software installed on the host computer The Cyclone III Embedded Development board comes with SLS USB BitJetLite Download Cable for FPGA programming. Host computer and development board can not communicate without the SLS USB BitJetLite driver software installed. For installation information, refer to Installing SLS USB BitJetLite Driver on page 10. Figure 4-1. shows the Cyclone III Embedded Development board and its components. 13

21 Board Setup Figure 4-1. Cyclone III Embedded Development Board Layout and Components Figure 4-2. shows the User Interface Board and its components. Figure 4-2. User Interface Board Layout and Components 14

22 CoreCommander Hardware Setup Figure 4-3. shows the User Interface Board connected to the Cyclone III Embedded Development board. Figure 4-3. User Interface Board Connection to the Cyclone III Embedded Development Board Before powering up, prepare the board as follows: 1. Connect USB Mini AB type cable to CON1 on USB BitJetLite and connect USBBitJetLite to JTAG Header (J1) of the CoreCommander Board. See Figure

23 Board Setup Figure 4-4. Connection of USBBitJetLite to Cyclone III Embedded Development Board 2. Connect Standard USB Mini AB type cable to the CON2 as shown in Figure 4-5. Figure 4-5. Connection of Standard Mini AB USB Connector to the Board 16

24 CoreCommander Hardware Setup Power Up the Board The CoreCommander board is having multiple power source and hence it can be powered using three sources by following the steps mentioned below: Using External Power Supply To power up the board with external supply, use DC Power Jack (CON4). Connect the power supply provided with the board and press and hold the switch SW1 for 1 second. Figure 4-6. Power Up the Board with External Supply You are now ready to run the demo. 17

25 Power Up the Board Using USB Cable Figure 4-7. Powering Up the Board with USB Press and hold the switch SW1 up to 1 second to power on the board. The power LED2 lights up. Using Battery The board comes with the Li-ion battery installed. 1. To power up the board with the Li-ion battery, press and hold switch SW1 up to 1 second if battery is charged. 2. If the battery is not charged, follow the steps below: Connect Mini USB AB type cable on CON2 or connect external power supply at CON4. Battery charge LED (LED 3) glows when battery is in charging mode. 3. When the battery is fully charged, battery charge LED (LED 3) goes off. 18

26 CoreCommander Hardware Setup Configuring the FPGA Before configuring the FPGA, ensure that the Quartus II software and the SLS USB BitJetLite driver software are installed on the host computer and the development board is powered on. Figure 4-8. Quartus II Programmer For USB BitJetLite driver installation information, refer to Installing SLS USB BitJetLite Driver on page 10. To configure the Cyclone III FPGA, perform the following steps: 1. Connect USB Mini AB type cable to CON1 on USB BitJetLite and connect USB BitJetLite to JTAG Header (J1) of the CoreCommander Board. 2. Start the Quartus II software. 3. Choose Open Project from the File menu and browse to <CoreCommander Installation Path>\hw_ref_design\ cc_r2a_ref_des.qar. This will restore the project and open it. 4. On the Tools menu, click Programmer. The Quartus II Programmer appears. See Figure Click the Program/Configure box to select the added file. 19

27 Configuring the FPGA 6. Click Start to download the selected file to the FPGA. The FPGA is configured when the progress bar reaches 100%. 20

28 5. Design Examples About Design Examples The CoreCommander kit comes with several applications that showcase the versatility of the Nios II processor in various applications such as: JPEG/MPEG Viewer USB 2.0 Host Mass Storage USB 2.0 Device Mass Storage using SD Card USB 2.0 Device Mass Storage using SDRAM The section below describes basic overview and operation of each of these applications. 1. All the design examples mentioned below use the Push button switches SW1-SW7. Refer Push button switch reference from Figure Before running the design examples, make sure that the board is powered up using any method mentioned in Power Up the Board on page 17. JPEG/MPEG Viewer JPEG/MPEG Viewer is a Video and SD Host Controller based application which takes JPEG or MPEG files stored on the SD Card and display them on the CoreCommander LCD. Location: <CoreCommander Installation Path>\demos\ jpeg_mpeg_viewer. CoreCommander Installation path is a variable where CoreCommander kit is installed. The default installation path is c:\sls\kits\corecommander. The jpeg_mpeg viewer directory contains following folders and files: Table 5-1. JPEG/MPEG Viewer Demo Directory Structure Key Description sdcard_contents cc_r2a_jpeg_mpeg cc_r2a_jpeg_mpeg.sof cc_r2a_jpeg_mpeg_usb_bitjet_lite Contains images and videos that are stored in the SD Card Application Software image Application hardware image Cygwin shell script to download the software image using USB BitJetLite cable 21

29 JPEG/MPEG Viewer Table 5-1. JPEG/MPEG Viewer Demo Directory Structure Key cc_r2a_jpeg_mpeg_usb_bitjet_lite.bat cc_r2a_jpeg_mpeg_usb_blaster cc_r2a_jpeg_mpeg_usb_blaster.bat jpeg_mpeg_viewer.htm DOS Shell script for USB BitJetLite download cable to download the hardware image Cygwin shell script for USB Blaster to download the software image DOS Shell script of USB Blaster to download the hardware image Application readme file Description You can customize the jpeg_mpeg_viewer application's image selection by adding your own images in to the folder on the SD Card entitled as media located at <CoreCommander Installation Path>\demos\jpeg_mpeg_viewer\ sdcard_contents\cc_applications\jpeg_mpeg_viewer. Follow the steps below to download the demo application: 1. Before running the JPEG/MPEG Viewer application copy cc_applications folder in to SD Card from <CoreCommander Installation Path>\demos\jpeg_mpeg_viewer\sdcard_contents. 2. Plug the SD card on the board and power on the board. 3. If you are using SLS USB BitJetLite Download cable to download the.sof and.elf, double click on cc_r2a_jpeg_mpeg_usb_bitjet_lite.bat file and if you are using USB Blaster to download the.sof and.elf, double click on cc_r2a_jpeg_mpeg_usb_blaster.bat file. 4. The.sof file will be downloaded first using Quartus II programmer with the help of SLS USB BitJetLite. 5. The JPEG/MPEG Viewer application (.elf) will be downloaded. See Figure

30 Design Examples Figure 5-1. Downloading JPEG/MPEG Viewer Application 6. CoreCommander LCD displays JPEG/MPEG Viewer application startup screen. See Figure 5-2. Figure 5-2. JPEG/MPEG Viewer Application Startup Screen 23

31 JPEG/MPEG Viewer 7. Use keypad to run the application. Table 5-2 below displays CoreCommander board keypad configuration. Table 5-2. CoreCommander Board Keypad Configuration Key Description SW1 SW2 SW3 SW4 SW5 SW6 SW7 Makes selection in forward direction from JPEG/MPEG file list. Makes selection in Reverse direction from JPEG/ MPEG file list. Displays the list of MPEG files stored in the SD Card on CoreCommander LCD. Displays the list of JPEG files stored in the SD Card on CoreCommander LCD. Play/Pauses JPEG / MPEG files. Returns back to JPEG/MPEG Viewer startup screen or stops playing MPEG file. Resets the board. 8. Press SW4 key to run the JPEG Viewer application. 9. CoreCommander LCD displays the list of JPEG files stored in the SD card. See Figure 5-3. Figure 5-3. Running JPEG/MPEG Viewer Application 24

32 Design Examples 10. Press SW1/SW2 key to select the file. 11. Press SW5 to display the JPEG file on the LCD. See Figure 5-4. Figure 5-4. Displaying JPEG File 12. Press SW6 key to return to the Startup screen. 13. Press SW3 key to run the MPEG Viewer application. 14. The LCD displays list of MPEG files stored in the SD Card. 15. Press SW1/SW2 key to select the file. 16. Press SW5 to run the MPEG file. USB 2.0 Host Mass Storage Application Mass Storage Host demonstration is designed to demonstrate the Mass Storage device operation on SLS USB 2.0 Host. The demo also enumerates the connected device and displays its configuration data on console. Location: <CoreCommander Installation Path>\demos\ usb_host_mass_storage. CoreCommander Installation path is a variable where CoreCommander kit is installed. The default installation path is c:\sls\kits\corecommander. 25

33 USB 2.0 Host Mass Storage Application The usb_host_mass_storage directory contains following folders and files: Table 5-3. USB 2.0 Host Mass Storage Application Directory Structure Key cc_r2a_usb20mschc.elf cc_r2a_usb20mschc.sof cc_r2a_usb20mschc_usb_bitjet_lite cc_r2a_usb20mschc_usb_bitjet_lite.bat cc_r2a_usb20mschc_usb_blaster cc_r2a_usb20mschc_usb_blaster.bat usb2massstorage.htm Application Software image Application hardware image Description cygwin shell script to download the software image DOS Shell script for SLS USB BitJetLite Download Cable to download the hardware image Cygwin shell script for USB Blaster to download the software image DOS Shell script of USB Blaster to download the hardware image Application readme file Follow the step below to run the USB 2.0 Host Mass Storage application: 1. Connect USB Mini AB type cable to CON1 on USB BitJetLite and connect USB BitJetLite to JTAG Header (J1) of the CoreCommander Board. 2. Connect external power supply cable to the board. 3. Switch on the board. 4. If you are using SLS USB BitJetLite Download cable to download the.sof and.elf, double click on cc_r2a_usb20mschc_usb_bitjet_lite.bat file and if you are using USB Blaster to download the.sof and.elf, double click on cc_r2a_usb20mschc_usb_blaster.bat file located at <CoreCommander Installation Path>\demos\usb_host_mass_storage folder. The console displays the message PlugIn /RePlug the USB device. The console displays as shown in the Figure

34 Design Examples Figure 5-5. Running the Batch File 5. Now, plug a USB pen drive or any other mass storage device. 6. The Enumeration starts which shows the device configuration data. If a USB device other than mass storage device is plugged in, you will see the message Plug/Replug USB device. See the Figure 5-6. Figure 5-6. Displaying Device Configuration Data 7. If the device is supported by Mass Storage Class driver, it displays the message shown in Figure

35 USB 2.0 Host Mass Storage Application Figure 5-7. Device supported by Mass Storage Class Driver Message If the device is not supported by the driver, you will see the message Plug/Replug USB device. 8. The console then displays a Menu as shown in Figure 5-8. on the console to allow you to operate on your Mass Storage Device. Figure 5-8. Menu 9. When you select Option 1, you will be asked to open root/current/parent directory. Choose your desired option and you can browse through different directories and its contents. Enter directory name to open when prompted. See Figure 5-9. Figure 5-9. Opening Directory 28

36 Design Examples 10. Select Option 2 to view current directory contents. To open a directory, enter 1 again and follow the instructions thereafter. See Figure Figure Current Directory Contents Figure Reading File from the Current Directory 11. Select Option 3 to read file from the current directory. The file contents will be displayed as shown in Figure Select Option 4 to write predefined contents to the file. Type the file name. The predefined contents (57 bytes) will be written to this new file. See Figure

37 USB 2.0 Host Mass Storage Application Figure Writing Predefined Contents to the File 13. Select Option 5 to make a new directory in the current directory. Type the directory name and the new directory will be created in the current directory. See Figure Figure Creating New Directory 14. Select Option 6 to view the current directory path. See the Figure Figure Current Directory Path 15. Select Option 7 to exit from the current drive. See Figure

38 Design Examples Figure Exit from the Menu USB 2.0 Device Mass Storage Application using SD RAM This demonstration uses SDRAM as a USB 2.0 Device Mass Storage. It demonstrates Read/Write operation from/to the SDRAM. Location: <CoreCommander Installation Path>\demos\ usb_device_mass_storage_sdram. CoreCommander Installation Path is a variable where CoreCommander kit is installed. The default installation path is c:\sls\kits\corecommander. The usb_device_mass_storage_sdram directory contains following folders and files: Table 5-4. USB 2.0 Device Mass Storage Application using SD RAM Directory Structure Key cc_r2a_usb20sr_ms_sdram.elf cc_r2a_usb20sr_ms_sdram.sof cc_r2a_usb20sr_ms_sdram_usb_bitjet_lite cc_r2a_usb20sr_ms_sdram_usb_bitjet_lite.bat cc_r2a_usb20sr_ms_sdram_usb_blaster cc_r2a_usb20sr_ms_sdram_usb_blaster.bat usb_device_massstorage_sdram.htm Application Software image Application hardware image Description cygwin shell script to download the software image DOS Shell script for SLS USB BitJetLite to download the hardware image Cygwin shell script for USB Blaster to download the software image DOS Shell script of USB Blaster to download the hardware image Application readme file Follow the steps below to run the demo: 1. Switch on the board and connect the USB BitJetLite Download cable to the board. 31

39 USB 2.0 Device Mass Storage Application using SD Card Figure 5-16.Downloading the Application 2. If you are using SLS USB BitJetLite Download cable to download the.sof and.elf, double click on cc_r2a_usb20sr_ms_sdram_usb_bitjet_lite.bat file and if you are using USB Blaster to download the.sof and.elf, double click on cc_r2a_usb20sr_ms_sdram_usb_blaster.bat file located at <CoreCommander Installation Path>\demos\ usb_device_mass_storage_sdram. 3. The.sof file will be downloaded first using Quartus II programmer with the help of USB BitJetLite and then the USB 2.0 Device Mass Storage application (.elf) will be downloaded on the CoreCommander board. See Figure USB 2.0 Device Mass Storage Application using SD Card 4. USB 2.0 Mass Storage device will be detected. 5. Format the drive (File System should be in FAT mode). 6. Now perform the Read/Write operation on SDRAM. The demonstration uses SD Card as a USB 2.0 Device Mass Storage. It demonstrates Read/Write operation from/to the SD Card. Location: <CoreCommander Installation Path>\demos\ usb_device_mass_storage_sdcard. Where CoreCommander Installation Path is a variable where CoreCommander kit is installed. The default installation path is c:\sls\kits\corecommander. 32

40 Design Examples The usb_device_mass_storage_sdcard directory contains following folders and files: Table 5-5. USB 2.0 Device Mass Storage Application using SD Card Directory Structure Key cc_r2a_usb20sr_ms_sdcard.elf cc_r2a_usb20sr_ms_sdcard.sof cc_r2a_usb20sr_ms_sdcard_usb_bitjet_lite cc_r2a_usb20sr_ms_sdcard_usb_bitjet_lite.bat cc_r2a_usb20sr_ms_sdcard_usb_blaster cc_r2a_usb20sr_ms_sdcard_usb_blaster.bat usb_device_massstorage_sdcard.htm Description Application Software image Application hardware image cygwin shell script to download the software image DOS Shell script for USB BitJetLite Download Cable to download the hardware image Cygwin shell script for USB Blaster to download the software image DOS Shell script of USB Blaster to download the hardware image Application readme file Follow the steps below to run the demo: 1. Before running the demonstration, insert an SD Card in the SD Card socket of the CoreCommander Board. 2. Power on the board and connect the USB BitJetLite to the board. 3. If you are using SLS USB BitJetLite Download cable to download the.sof and.elf, double click on cc_r2a_usb20sr_ms_sdcard_ubjl.bat file and if you are using USB Blaster to download the.sof and.elf, double click on cc_r2a_usb20sr_ms_sdcard_usb_blaster.bat file located at <CoreCommander Installation Path>\demos\ usb_device_mass_storage_sdcard. 4. The.sof file will be downloaded first using Quartus II programmer with the help of USB BitJetLite and then the USB 2.0 Device Mass Storage application (.elf) will be downloaded on the CoreCommander board. See Figure

41 Further Reference Figure 5-17.Downloading the Application Further Reference 5. USB 2.0 Mass Storage device will be detected. 6. Perform the read/write operation on SD Card. For more information on Corecommander, refer CoreCommander Reference Manual. 34

42 Appendix A: Configuring PROM (M25P16) Introduction Creating.JIC File This section describes how the Configuration flash on the Cyclone III Embedded Development board can be programmed using the JTAG interface. Basically this is the method of performing indirect AS configuration for storing the FPGA configuration data permanently into a configuration prom (M25P16). Follow the steps mentioned below to create the JTAG Indirect Configuration file, which is used to program the configuration PROM (M25P16) on CoreCommander board the using JTAG interface: 1. Compile the user project in Quartus II software to generate the desired.sof file (If the.sof file is already available, then no need to follow this step) 2. Go to File menu and click on Convert Programming Files. A window pops up. 3. Click on the drop down list in the Programming File Type Menu and select JTAG Indirect Configuration File (*.jic) (Last option). 4. Click on the drop down list in the Configuration Device Menu and select EPCS16 device. 5. Click on the Browse Button besides the File Name option to browse for the desired directory and output file name (e.g., c:\altera\work\test1.jic). 6. In the Input Files to convert box, perform following steps: Select Flash Loader and click on Add Device. Select Cyclone III device family and EP3C25F256 Device Name as per the Cyclone III Embedded Development board s device option available and click OK. Select SOF Data and click on Add File. Browse for the desired directory and.sof file to be converted and click Open. Click on the added.sof file and click on Properties. Select (Enable) Compression and click OK. 35

43 Configuring PROM (M25P16) Click on the Save Conversion Setup... button (top right option) to select the conversion configuration for the current project (Optional). Click on OK to perform the.sof to.jic conversion. Configuring PROM (M25P16) The configuration PROM (M25P16) can be programmed through the JTAG interface in the same manner as doing the JTAG programming (downloading.sof file). The only difference is that the desired.jic file is selected for programming instead of the.sof file. Follow the steps mentioned below to program the configuration PROM (M25P16) on the Cyclone III Embedded Development board using a JTAG Indirect configuration file through the JTAG interface: 1. Go to TOOLS menu and click on Programmer. The Quartus II Programmer window pops up. 2. Make sure that the available Programming Hardware (USB BitJetLite) is selected in the Hardware Setup. 3. Make sure that JTAG is selected as the programming Mode. 4. Select the currently available.sof file and click on the Delete button. If a ready made standalone.sof or.jic file is being used or Standalone Quartus II programmer is being used or programmer is not opening from the user project, then no.sof or.jic file is loaded by default and no need to follow this step. 5. Click on Add File Button and browse for the desired.jic file. Select the desired.jic file and click Open. 6. Check both the boxes for Program/Configure (for EP3C25). 7. Click on Start Button to start programming of the Configuration PROM (M25P16) using the JTAG interface. First the EP3C25 device is configured with the Flash loader design, which then programs the M25P16 Configuration PROM Device. 36

44 Appendix B: Restoring the Factory Design to the Flash Device We assume that the Corecommander hardware is setup and the board is powered up as shown in chapter 4. To program the M25P16 flash device on the CoreCommander board, perform the following steps: 1. Connect SLS USB BitJetLite or Altera USB Blaster download cable to JTAG header (J1). 2. Switch on the board. 3. Format the SD Card by running the cc_r2a_format.bat file from <CoreCommander Installation Path>\factory_contents\ sdcard_format. 4. Copy cc_applications folder from the <CoreCommander Installation Path>\factory_contents\sdcard_contents using SD Card reader. 5. Execute cc_r2a_app_sel_usb_bitjet_lite.bat from <CoreCommander Installation Path>\factory_contents\factory_recovery, if you are using SLS USB BitJetLite download cable. 6. Execute cc_r2a_app_sel_usb_blaster.bat from <CoreCommander Installation Path>\factory_contents\factory_recovery, if you are using Altera USB Blaster download cable. 7. Switch off the CoreCommander board and switch on again. 8. Now the CoreCommander LCD will display SLS logo and another image that will lists demonstrations. 37

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1.

Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1. Remote Drive Quick Start Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 0.1.1 Date : July 17, 2007 Copyright 2007,.All rights reserved. SLS,

More information

USB BitJetLite Download Cable

USB BitJetLite Download Cable USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All

More information

SLS Multiple USB Solutions on a Single Chip using MAX10FPGA

SLS Multiple USB Solutions on a Single Chip using MAX10FPGA SLS Multiple USB Solutions on a Single Chip using MAX10FPGA Quick Start Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Document Version: 1.1 Document Date:

More information

LED Matrix Board. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)

LED Matrix Board. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) LED Matrix Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: 1.0 Document Version: 1.3 Document Date: Copyright 2005-2008,,

More information

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)

Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Date: 1 December 2016 Revision:1.0 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,

More information

MAX II/MAX IIZ Development Board

MAX II/MAX IIZ Development Board MAX II/MAX IIZ Development Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r2a Document Version: 1.4 Document Date: Copyright

More information

DSP Development Kit, Stratix II Edition

DSP Development Kit, Stratix II Edition DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition

More information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information

Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights

More information

Using the Serial FlashLoader With the Quartus II Software

Using the Serial FlashLoader With the Quartus II Software Using the Serial FlashLoader With the Quartus II Software July 2006, ver. 3.0 Application Note 370 Introduction Using the Joint Test Action Group () interface, the Altera Serial FlashLoader (SFL) is the

More information

Cyclone III FPGA Starter Kit User Guide

Cyclone III FPGA Starter Kit User Guide Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable

More information

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide

PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36002-01 Document Version: 1.0.2 Document Date: April

More information

University Program 3 Kit

University Program 3 Kit University Program 3 Kit VLSI Tutorial : LEDs & Push Buttons Version 02.00 System Level Solutions Inc. (USA) 14702 White Cloud Ct. Morgan Hill, CA 95037 2 System Level Solutions Copyright 2003-2005 System

More information

IR Receiver Board Reference Manual System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)

IR Receiver Board Reference Manual System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) IR Receiver Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: 2.0 Document Version: 1.4 Document Date: Copyright 2005-2008,,

More information

Arria GX Development Kit Getting Started User Guide

Arria GX Development Kit Getting Started User Guide Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All

More information

VGA/LCD Controller IP Core Setup

VGA/LCD Controller IP Core Setup VGA/LCD Controller IP Core Setup Installation Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com IP Core Version: 2.1 Document Version: 1.0 Document Date:

More information

Introduction to the Altera SOPC Builder Using Verilog Designs. 1 Introduction

Introduction to the Altera SOPC Builder Using Verilog Designs. 1 Introduction Introduction to the Altera SOPC Builder Using Verilog Designs 1 Introduction This tutorial presents an introduction to Altera s SOPC Builder software, which is used to implement a system that uses the

More information

Introduction to the Altera SOPC Builder Using Verilog Design

Introduction to the Altera SOPC Builder Using Verilog Design Introduction to the Altera SOPC Builder Using Verilog Design This tutorial presents an introduction to Altera s SOPC Builder software, which is used to implement a system that uses the Nios II processor

More information

Training Simulator Communications Hub Standard 420 (TSCH STANDARD 420)

Training Simulator Communications Hub Standard 420 (TSCH STANDARD 420) Training Simulator Communications Hub Standard 420 (TSCH STANDARD 420) User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Document Version: 1.0 Document

More information

ByteBlaster II Download Cable User Guide

ByteBlaster II Download Cable User Guide ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright

More information

Disassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application.

Disassemble the machine code present in any memory region. Single step through each assembly language instruction in the Nios II application. Nios II Debug Client This tutorial presents an introduction to the Nios II Debug Client, which is used to compile, assemble, download and debug programs for Altera s Nios II processor. This tutorial presents

More information

Nios II Development Kit Getting Started User Guide

Nios II Development Kit Getting Started User Guide Nios II Development Kit Getting Started User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com P25-10108-03 Copyright 2005 Altera Corporation. All

More information

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8

CHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8 CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram

More information

Video Input Daughter Card Reference Manual

Video Input Daughter Card Reference Manual Video Input Daughter Card Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version 1.0 Document Date November 2006 Copyright 2006 Altera Corporation.

More information

AN 370: Using the Serial FlashLoader with the Quartus II Software

AN 370: Using the Serial FlashLoader with the Quartus II Software AN 370: Using the Serial FlashLoader with the Quartus II Software April 2009 AN-370-3.1 Introduction Using the interface, the Altera Serial FlashLoader (SFL) is the first in-system programming solution

More information

Using the Serial FlashLoader with the Quartus II Software

Using the Serial FlashLoader with the Quartus II Software Using the Serial FlashLoader with the Quartus II Software AN-370-3.2 Application Note Introduction Using the interface, the Altera Serial FlashLoader (SFL) is the first in-system programming solution for

More information

CoreCommander. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)

CoreCommander. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) CoreCommander Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r1b Document Version: 1.9 Document Date: Copyright 2011,, Inc. (SLS)

More information

Active Serial Memory Interface

Active Serial Memory Interface Active Serial Memory Interface October 2002, Version 1.0 Data Sheet Introduction Altera Cyclone TM devices can be configured in active serial configuration mode. This mode reads a configuration bitstream

More information

UTOPIA Level 2 Slave MegaCore Function

UTOPIA Level 2 Slave MegaCore Function UTOPIA Level 2 Slave MegaCore Function October 2005, Version 2.5.0 Release Notes These release notes for the UTOPIA Level 2 Slave MegaCore function contain the following information: System Requirements

More information

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System

More information

DDR & DDR2 SDRAM Controller

DDR & DDR2 SDRAM Controller DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System

More information

Nios II Embedded Design Suite 6.1 Release Notes

Nios II Embedded Design Suite 6.1 Release Notes December 2006, Version 6.1 Release Notes This document lists the release notes for the Nios II Embedded Design Suite (EDS) version 6.1. Table of Contents: New Features & Enhancements...2 Device & Host

More information

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide

DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-08743-04 Development Kit Version: 1.3.0

More information

Estimating Nios Resource Usage & Performance

Estimating Nios Resource Usage & Performance Estimating Nios Resource Usage & Performance in Altera Devices September 2001, ver. 1.0 Application Note 178 Introduction The Excalibur Development Kit, featuring the Nios embedded processor, includes

More information

MasterBlaster Serial/USB Communications Cable User Guide

MasterBlaster Serial/USB Communications Cable User Guide MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright

More information

Exercise 1 In this exercise you will review the DSSS modem design using the Quartus II software.

Exercise 1 In this exercise you will review the DSSS modem design using the Quartus II software. White Paper DSSS Modem Lab Background The direct sequence spread spectrum (DSSS) digital modem reference design is a hardware design that has been optimized for the Altera APEX DSP development board (starter

More information

Cyclone II FPGA Family

Cyclone II FPGA Family ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.

More information

Excalibur Solutions DPRAM Reference Design

Excalibur Solutions DPRAM Reference Design Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and

More information

MAX V CPLD Development Kit User Guide

MAX V CPLD Development Kit User Guide MAX V CPLD Development Kit User Guide MAX V CPLD Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01099-1.0 Subscribe Copyright 2011 Altera Corporation. All rights reserved.

More information

PCI Express Compiler. System Requirements. New Features & Enhancements

PCI Express Compiler. System Requirements. New Features & Enhancements April 2006, Compiler Version 2.1.0 Release Notes These release notes for the PCI Express Compiler version 2.1.0 contain the following information: System Requirements New Features & Enhancements Errata

More information

Simple Excalibur System

Simple Excalibur System Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on

More information

Quartus II Introduction Using Verilog Design

Quartus II Introduction Using Verilog Design Quartus II Introduction Using Verilog Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented

More information

HPS SoC Boot Guide - Cyclone V SoC Development Kit

HPS SoC Boot Guide - Cyclone V SoC Development Kit 2014.07.03 AN-709 Subscribe Introduction This document describes the available boot stages and source modes for both the HPS and FPGA fabric. The boot sequence is a multi-stage process, where each stage

More information

AN 370: Using the Intel FPGA Serial Flash Loader with the Intel Quartus Prime Software

AN 370: Using the Intel FPGA Serial Flash Loader with the Intel Quartus Prime Software AN 370: Using the Intel FPGA Flash Loader with the Intel Quartus Prime Software Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Using the Intel FPGA Flash Loader IP Core

More information

Audio Codec Snap On Board

Audio Codec Snap On Board Audio Codec Snap On Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: 1.0 Document Version: 1.2 Document Date: Copyright 2005-2009,,

More information

NIOS II Processor Booting Methods In MAX 10 Devices

NIOS II Processor Booting Methods In MAX 10 Devices 2015.01.23 AN-730 Subscribe MAX 10 device is the first MAX device series which supports Nios II processor. Overview MAX 10 devices contain on-chip flash which segmented to two types: Configuration Flash

More information

Intel FPGA USB Download Cable User Guide

Intel FPGA USB Download Cable User Guide Intel FPGA USB Download Cable User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Introduction to Intel FPGA Download Cable...3 1.1. Intel FPGA Download Cable Revision... 3 1.2.

More information

Nios II Embedded Design Suite 7.1 Release Notes

Nios II Embedded Design Suite 7.1 Release Notes Nios II Embedded Design Suite 7.1 Release Notes May 2007, Version 7.1 Release Notes This document contains release notes for the Nios II Embedded Design Suite (EDS) version 7.1. Table of Contents: New

More information

SignalTap II with Verilog Designs. 1 Introduction. For Quartus II 13.1

SignalTap II with Verilog Designs. 1 Introduction. For Quartus II 13.1 SignalTap II with Verilog Designs For Quartus II 13.1 1 Introduction This tutorial explains how to use the SignalTap II feature within Altera s Quartus II software. The SignalTap II Embedded Logic Analyzer

More information

Quartus II Introduction Using Schematic Design

Quartus II Introduction Using Schematic Design Quartus II Introduction Using Schematic Design This tutorial presents an introduction to the Quartus R II CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented

More information

DDR and DDR2 SDRAM Controller Compiler User Guide

DDR and DDR2 SDRAM Controller Compiler User Guide DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera

More information

Debugging Nios II Systems with the SignalTap II Logic Analyzer

Debugging Nios II Systems with the SignalTap II Logic Analyzer Debugging Nios II Systems with the SignalTap II Logic Analyzer May 2007, ver. 1.0 Application Note 446 Introduction As FPGA system designs become more sophisticated and system focused, with increasing

More information

Nios Development Kit, Stratix Edition

Nios Development Kit, Stratix Edition Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00

More information

Avnet Zynq Mini Module Plus Embedded Design

Avnet Zynq Mini Module Plus Embedded Design Avnet Zynq Mini Module Plus Embedded Design Version 1.0 May 2014 1 Introduction This document describes a Zynq standalone OS embedded design implemented and tested on the Avnet Zynq Mini Module Plus. 2

More information

Nios II Performance Benchmarks

Nios II Performance Benchmarks Subscribe Performance Benchmarks Overview This datasheet lists the performance and logic element (LE) usage for the Nios II Classic and Nios II Gen2 soft processor, and peripherals. Nios II is configurable

More information

NET+Works with GNU Tools Tutorial

NET+Works with GNU Tools Tutorial NET+Works with GNU Tools Tutorial NET+Works with GNU Tools Tutorial Operating system/version: 6.2 Part number/version: 90000697_B Release date: April 2005 www.netsilicon.com 2001-2005 NetSilicon, Inc.Printed

More information

Intel FPGA USB Download Cable User Guide

Intel FPGA USB Download Cable User Guide Intel FPGA USB Download Cable User Guide UG-USB81204 2016.10.31 Subscribe Send Feedback Contents Contents 1 Introduction to USB Download Cable... 3 1.1 USB Download Cable Revision... 3 1.2 Supported Devices

More information

Chapter 2 Getting Hands on Altera Quartus II Software

Chapter 2 Getting Hands on Altera Quartus II Software Chapter 2 Getting Hands on Altera Quartus II Software Contents 2.1 Installation of Software... 20 2.2 Setting Up of License... 21 2.3 Creation of First Embedded System Project... 22 2.4 Project Building

More information

Intel Stratix 10 H-Tile PCIe Link Hardware Validation

Intel Stratix 10 H-Tile PCIe Link Hardware Validation Intel Stratix 10 H-Tile PCIe Link Hardware Validation Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel Stratix 10 H-Tile PCIe* Link Hardware Validation... 3 1.1.

More information

Making Qsys Components. 1 Introduction. For Quartus II 13.0

Making Qsys Components. 1 Introduction. For Quartus II 13.0 Making Qsys Components For Quartus II 13.0 1 Introduction The Altera Qsys tool allows a digital system to be designed by interconnecting selected Qsys components, such as processors, memory controllers,

More information

Cyclone III Development Kit User Guide

Cyclone III Development Kit User Guide Cyclone III Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.2 Document Date: March 2009 P25-36208-03 Copyright 2009 Altera Corporation. All rights

More information

Using the Nios Development Board Configuration Controller Reference Designs

Using the Nios Development Board Configuration Controller Reference Designs Using the Nios Development Board Controller Reference Designs July 2006 - ver 1.1 Application Note 346 Introduction Many modern embedded systems utilize flash memory to store processor configuration information

More information

Customizable Flash Programmer User Guide

Customizable Flash Programmer User Guide Customizable Flash Programmer User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Customizable Flash Programmer Overview... 3 1.1. Device Family Support...3 1.2. Software Support...

More information

Quartus II Introduction Using Verilog Designs. 1 Introduction. For Quartus II 12.0

Quartus II Introduction Using Verilog Designs. 1 Introduction. For Quartus II 12.0 Quartus II Introduction Using Verilog Designs For Quartus II 12.0 1 Introduction This tutorial presents an introduction to the Quartus II CAD system. It gives a general overview of a typical CAD flow for

More information

Cypress HX2VL Configuration Utility Blaster User Guide

Cypress HX2VL Configuration Utility Blaster User Guide Cypress HX2VL Configuration Utility Blaster User Guide Doc. # 001-70672 Rev. *B Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com

More information

Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide

Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Quick Start Guide...

More information

DSP Builder Release Notes

DSP Builder Release Notes April 2006, Version 6.0 SP1 Release Notes These release notes for DSP Builder version 6.0 SP1 contain the following information: System Requirements New Features & Enhancements Errata Fixed in This Release

More information

2.5G Reed-Solomon II MegaCore Function Reference Design

2.5G Reed-Solomon II MegaCore Function Reference Design 2.5G Reed-Solomon II MegaCore Function Reference Design AN-642-1.0 Application Note The Altera 2.5G Reed-Solomon (RS) II MegaCore function reference design demonstrates a basic application of the Reed-Solomon

More information

MAX 10 User Flash Memory User Guide

MAX 10 User Flash Memory User Guide MAX 10 User Flash Memory User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-M10UFM 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 User Flash Memory

More information

Apex-ICE Universal Emulator Hardware and Software Installation Guide

Apex-ICE Universal Emulator Hardware and Software Installation Guide Apex-ICE Universal Emulator Hardware and Software Installation Guide a Notice Analog Devices, Inc. reserves the right to make changes to or to discontinue any product or service identified in this publication

More information

Supporting Custom Boards with DSP Builder

Supporting Custom Boards with DSP Builder Supporting Custom Boards with DSP Builder April 2003, ver. 1.0 Application Note 221 Introduction As designs become more complex, verification becomes a critical, time consuming process. To address the

More information

Generic Serial Flash Interface Intel FPGA IP Core User Guide

Generic Serial Flash Interface Intel FPGA IP Core User Guide Generic Serial Flash Interface Intel FPGA IP Core User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Generic

More information

DDR & DDR2 SDRAM Controller Compiler

DDR & DDR2 SDRAM Controller Compiler DDR & DDR2 SDRAM Controller Compiler May 2006, Compiler Version 3.3.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1.

More information

ByteBlaster II Parallel Port Download Cable

ByteBlaster II Parallel Port Download Cable ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,

More information

Video and Image Processing Suite

Video and Image Processing Suite Video and Image Processing Suite December 2006, Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,

More information

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide

Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide 11 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8. Document Version: 2. Document Date: June 28

More information

Simulating Nios II Embedded Processor Designs

Simulating Nios II Embedded Processor Designs Simulating Nios II Embedded Processor Designs May 2004, ver.1.0 Application Note 351 Introduction The increasing pressure to deliver robust products to market in a timely manner has amplified the importance

More information

AN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface

AN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface AN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 RapidIO II Reference Design for Avalon -ST Pass-Through

More information

LPC2148 DEV BOARD. User Manual.

LPC2148 DEV BOARD. User Manual. LPC2148 DEV BOARD User Manual www.coineltech.com www.coineltech.com Designed by CoiNel Technology Solutions LLP No-816, 2 nd Floor, 4 th B Cross, 9 th A Main, RPC Layout, Vijaynagar, Bangalore-560040 State:

More information

Using the SDRAM on Altera s DE1 Board with Verilog Designs. 1 Introduction. For Quartus II 13.0

Using the SDRAM on Altera s DE1 Board with Verilog Designs. 1 Introduction. For Quartus II 13.0 Using the SDRAM on Altera s DE1 Board with Verilog Designs For Quartus II 13.0 1 Introduction This tutorial explains how the SDRAM chip on Altera s DE1 Development and Education board can be used with

More information

Design Verification Using the SignalTap II Embedded

Design Verification Using the SignalTap II Embedded Design Verification Using the SignalTap II Embedded Logic Analyzer January 2003, ver. 1.0 Application Note 280 Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera

More information

Interlaken IP Core (2nd Generation) Design Example User Guide

Interlaken IP Core (2nd Generation) Design Example User Guide Interlaken IP Core (2nd Generation) Design Example User Guide UG-20051 2017.09.19 Subscribe Send Feedback Contents Contents 1 Quick Start Guide... 3 1.1 Directory Structure... 4 1.2 Design Components...

More information

Clock Control Block (ALTCLKCTRL) Megafunction User Guide

Clock Control Block (ALTCLKCTRL) Megafunction User Guide Clock Control Block (ALTCLKCTRL) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 2.4 Document Date: December 2008 Copyright 2008 Altera Corporation. All

More information

Intel MAX 10 User Flash Memory User Guide

Intel MAX 10 User Flash Memory User Guide Intel MAX 10 User Flash Memory User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel MAX 10 User Flash Memory

More information

Simulating the ASMI Block in Your Design

Simulating the ASMI Block in Your Design 2015.08.03 AN-720 Subscribe Supported Devices Overview You can simulate the ASMI block in your design for the following devices: Arria V, Arria V GZ, Arria 10 Cyclone V Stratix V In the Quartus II software,

More information

SerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices

SerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices IP Core Design Example User Guide for Intel Arria 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start

More information

DSP Development Kit, Stratix II Edition Getting Started User Guide

DSP Development Kit, Stratix II Edition Getting Started User Guide DSP Development Kit, Stratix II Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36008-00 Document Version: 6.0.1 Document Date: August 2006

More information

ML605 PCIe x8 Gen1 Design Creation

ML605 PCIe x8 Gen1 Design Creation ML605 PCIe x8 Gen1 Design Creation October 2010 Copyright 2010 Xilinx XTP044 Revision History Date Version Description 10/05/10 12.3 Recompiled under 12.3. AR35422 fixed; included in ISE tools. 07/23/10

More information

Apex-ICE Universal JTAG Emulator Hardware and Software Installation Guide

Apex-ICE Universal JTAG Emulator Hardware and Software Installation Guide Apex-ICE Universal JTAG Emulator Hardware and Software Installation Guide a Notice Analog Devices, Inc. reserves the right to make changes to or to discontinue any product or service identified in this

More information

for ColdFire Architectures V7.2 Quick Start

for ColdFire Architectures V7.2 Quick Start for ColdFire Architectures V7.2 Quick Start CodeWarrior Development Studio for ColdFire Architectures V7.2 Quick Start SYSTEM REQUIREMENTS Hardware Operating System Disk Space 1 GHz Pentium compatible

More information

NIOS CPU Based Embedded Computer System on Programmable Chip

NIOS CPU Based Embedded Computer System on Programmable Chip 1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based

More information

Tutorial for Altera DE1 and Quartus II

Tutorial for Altera DE1 and Quartus II Tutorial for Altera DE1 and Quartus II Qin-Zhong Ye December, 2013 This tutorial teaches you the basic steps to use Quartus II version 13.0 to program Altera s FPGA, Cyclone II EP2C20 on the Development

More information

Stratix II FPGA Family

Stratix II FPGA Family October 2008, ver. 2.1 Errata Sheet Introduction This errata sheet provides updated information on Stratix II devices. This document addresses known device issues and includes methods to work around the

More information

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date:

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 7: VHDL and DE2 Board. Name: Date: EXPERIMENT # 7: VHDL and DE2 Board Name: Date: Equipment/Parts Needed: Quartus II R Web Edition V9.1 SP2 software by Altera Corporation USB drive to save your files Objective: Learn how to create and modify

More information

Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide

Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents

More information

Introduction to the Altera Qsys System Integration Tool. 1 Introduction. For Quartus Prime 15.1

Introduction to the Altera Qsys System Integration Tool. 1 Introduction. For Quartus Prime 15.1 Introduction to the Altera Qsys System Integration Tool For Quartus Prime 15.1 1 Introduction This tutorial presents an introduction to Altera s Qsys system integration tool, which is used to design digital

More information

Arria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1

Arria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1 Arria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1 High Speed Design Team, San Diego Thursday, July 23, 2009 1 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions

More information

altshift_taps Megafunction User Guide

altshift_taps Megafunction User Guide altshift_taps Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 1.0 Document Date: September 2004 Copyright 2004 Altera Corporation. All rights

More information

Legacy SDRAM Controller with Avalon Interface

Legacy SDRAM Controller with Avalon Interface Legacy SDRAM Controller with Avalon Interface January 2003, Version 1.0 Data Sheet Introduction PTF Assignments SDRAM is commonly used in cost-sensitive applications requiring large amounts of memory.

More information

Quick Start Guide for Intel FPGA Development Tools on the Nimbix Cloud

Quick Start Guide for Intel FPGA Development Tools on the Nimbix Cloud Quick Start Guide for Intel FPGA Development Tools on the Nimbix Cloud Updated for Intel Quartus Prime Design Suite: 17.0.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents

More information

ECE 3610 Microprocessing Systems Lab #1 Verilog Design of the TOC Using Quartus II

ECE 3610 Microprocessing Systems Lab #1 Verilog Design of the TOC Using Quartus II ECE 3610 Microprocessing Systems Lab #1 Verilog Design of the TOC Using Quartus II This lab manual presents an introduction to the Quartus II Computer Aided Design (CAD) system. This manual gives step-by-step

More information