LED Matrix Board. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)
|
|
- Percival Stone
- 6 years ago
- Views:
Transcription
1 LED Matrix Board Reference Manual, Inc. (USA) Murphy Avenue San Martin, CA (408) Board Version: 1.0 Document Version: 1.3 Document Date:
2 Copyright ,, Inc. (SLS) All rights reserved. SLS, an Embedded systems company, the stylized SLS logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of SLS in India and other countries. All other products or service names are the property of their respective holders. SLS products are protected under numerous U.S. and foreign patents and pending applications, mask working rights, and copyrights. SLS reserves the right to make changes to any products and services at any time without notice. SLS assumes no responsibility or liability arising out of the application or use of any information, products, or service described herein except as expressly agreed to in writing by SLS. SLS customers are advised to obtain the latest version of specifications before relying on any published information and before orders for products or services. rm_sclm_1.3 ii
3 About this Manual Introduction This manual provides component details about the Led Matrix board. Table below shows the revision history of the reference manual. Version Date Description 1.3 Added Appendix for Pin Mapping with UP3 and ELT-II boards 1.2 April 2008 Second publication Changed document part no. and version format October 2006 First Publication of the LED Matrix Snap On Board Reference Manual How to find Information How to Contact SLS The Adobe Acrobat Find feature allows you to search the contents of a PDF file. Use Ctrl + F to open the Find dialog box. Use Shift + Ctrl + N to open to the Go To Page dialog box. Bookmarks serve as an additional table of contents. Thumbnail icons, which provide miniature preview of each page, provide a link to the pages. Numerous links shown in Navy Blue color allow you to jump to related information. For the most up-to-date information about SLS products, go to the SLS worldwide website at For additional information about SLS products, consult the source shown below. Information Type Product literature services, SLS literature services, Non-technical customer services, Technical support. support@slscorp.com iii
4 Typographic Conventions Typographic Conventions The reference manual uses the typographic conventions as shown below: Visual Cue Bold Type with Initial Capital letters Bold Type with Italic Letters Meaning All headings and Sub headings Titles in a document are displayed in bold type with initial capital letters; Example: Board Components, Features. All Definitions, Figure and Table Headings are displayed in Italics. Examples: Figure 2-1. LED Matrix Snap On Board Side View, Table 2-1. LED Matrix Board Components & Interfaces 1., 2. Numbered steps are used in a list of items, when the sequence of items is important. such as steps listed in procedure. Bullets are used in a list of items when the sequence of items is not important. The hand points to special information that requires special attention The caution indicates required information that needs special consideration and understanding and should be read prior to starting or continuing with the procedure or process. The warning indicates information that should be read prior to starting or continuing the procedure or processes. The feet direct you to more information on a particular topic. iv
5 Contents About this Manual... iii Introduction...iii How to find Information...iii How to Contact SLS...iii Typographic Conventions...iv 1. Introduction... 1 Features... 1 Block Diagram... 2 Board Connections Board Components... 5 High Voltage-High Current Darlington Array (U17, U18, U19)... 6 Transistor (Q1...Q8)... 7 General Purpose User Interface Header (J5)... 7 Santa Cruz Connectors (J2,J3,J4) X 8 LED Matrix (D1, D2...D168) Appendix A: Pin Mapping for the ELT-II Board...13 Appendix B: Pin Mapping for the UP3 1C6 Board
6 1. Introduction This document describes the hardware features of the LED Matrix board including detailed pin-out information to enable designers to create custom FPGA designs that interface with all components on the board. For development kit lacking LED Matrix interface, SLS has introduced LED Matrix board which is designed to provide the external display interface to the development boards having Santa Cruz expansion headers. It extends your Embedded system with a display interface for scrolling message display as well as to test the design outputs using 168 user definable LEDs. In addition to this, it can also be used in gaming application. Features LED Matrix board provides following features: Snaps on to Santa Cruz connector ULN20003A- High voltage-high current Darlington array 21x8 LED Matrix in Order to meet the standard character size of 5x7 Santa Cruz Headers-Female General Purpose User IO Figure 1-1. LED Matrix Board Side View Figure 1-1. shows the LED Matrix Board side view. 1
7 Introduction Block Diagram LED Matrix board includes following components: 7x2 female headers 10x2 female headers ULN20003A 20x2 male box headers Figure 1-2. LED Matrix Board Block Diagram Figure 1-2. below shows block diagram of LED Matrix Board. Next Chapter explains overview of all the board components. Board Connections The board expands the capability of a development board by snapping on expansion headers. The three (Female) connectors (J2, J3, J4) on the bottom side of the board are used for this purpose. The Figure 1-3. below shows the connections of the board with the ELT-II board 2
8 Board Connections Figure 1-3. Connection Of the LED Matrix Board with the ELT-II Board The Figure 1-4. below shows the connections of the board with the UP3 1C6 board 3
9 Introduction Figure 1-4. Connection of the LED Matrix Board with the UP3 1C6 Board 4
10 2. Board Components Figure 2-1. LED Matrix Board - Components This section contains brief overview of the important components of the LED Matrix Board. Figure 2-1. below shows the components on the LED Matrix Board. High Voltage, High Current Darlington Array (ULN2003A) User Interface Header (J5) 21 X 8 LED Matrix U19 U18 U17 SantaCruz Header (J3) SantaCruz Header (J4) SantaCruz Header (J2) Table 2-1 describes the major components and interfaces on the LED Matrix board. 5
11 Board Components Table 2-1. LED Matrix Board Components & Interfaces Board Reference Name Description Page Featured Device U17, U18, U19 ULN2003A High voltage high current darlington array 6 Transistor Q1...Q8 MMBT2907A These are connected with the row lines which are used to enhance the drive capacity 7 User Interfaces J5 Santa Cruz Connectors General Purpose User Interface User Interface Header 7 J2, J3, J4 Santa Cruz Connectors These are the three female connectors used for mounting board (In this case it is LED Matrix Board) on the Development Kit having standard Santa Cruz short expansion male interface. 8 LEDs D1, D2...D168 LEDs 21 X 8 LED Matrix 10 High Voltage- High Current Darlington Array (U17, U18, U19) The heart of the Led matrix Board is ULN2003A. This output lines are connected to the columns lines which in turn are connected to the led matrix.this array provides suitable current to make all the led on. This IC is used to increase the drive capability. The power dissipation of one pair of this IC is up to 1W,this is the important feature of this circuit.also coast wise it is effective and available easily. The vendor of this IC is Allegro. Figure 2-2. shows a schematic of the High Voltage-High Current Darlington Array. 6
12 Transistor (Q1...Q8) Figure 2-2. High Voltage- High Current Darlington Array Schematic Transistor (Q1...Q8) General Purpose User Interface Header (J5) The transistor, MMBT2907A is connected with the row lines which is used to enhance the drive capacity. There is a 10-pin header connector (J5), which can be used for general purpose I/O or debugging. Figure 2-3. shows a schematic of the General Purpose User Interface Header. Figure 2-3. General Purpose User Interface Header Schematic 7
13 Board Components Table 2-2 lists User Interface Header pinouts with Santa Cruz connector. Table 2-2. User Interface Header Pinouts with Santa Cruz Connector Signal Name User Interface Header Pin Santa Cruz Connector Pin No. Direction IO1 2 J3.29 Bidirectional IO2 4 J3.31 Bidirectional IO3 6 J3.32 Bidirectional IO4 8 J3.33 Bidirectional IO5 10 J3.35 Bidirectional IO6 1 J3.36 Bidirectional IO7 3 J3.37 Bidirectional IO8 5 J3.39 Bidirectional Santa Cruz Connectors (J2,J3,J4) Headers JP2, JP3, and JP4 collectively form the standard-footprint called Santa Cruz short expansion headers (female), which are 14 pins, 40pins and 20 pins respectively. These are mechanically stable connections that can be used for mounting LED Matrix Board on the Development board having standard Santa Cruz short expansion male interface. The expansion prototype connector interface includes 74 pins for prototyping (Out of which 43 I/O pins connect to user I/O pins and 3 dedicated clock pins on the Cyclone device) An Active LOW Power On Reset signal Five regulated 3.3V power-supply pins (1A total max load) One regulated 5V power-supply pin. (1A total max load) Numerous ground connections Figure 2-4. shows a schematic of the Santa Cruz connector. 8
14 Santa Cruz Connectors (J2,J3,J4) Figure 2-4. Santa Cruz Connector Schematic Figure 2-5. shows the Santa Cruz Connector pin description. 9
15 Board Components Figure 2-5. Santa Cruz Connector (J2, J3, J4) Pin Description J2 J V NC 1 2 NC 3 4 NC COL0 3 4 COL1 NC 5 6 NC COL2 5 6 COL3 ROW0 7 8 ROW1 COL4 7 8 COL5 ROW ROW3 COL COL7 ROW ROW5 COL COL9 ROW ROW7 COL COL11 COL COL13 J4 COL COL NC NC 1 2 COL NC 3 4 COL V 5 6 COL V 7 8 COL COL20 NC 9 10 IO NC IO IO3 NC IO NC +3.3 V IO IO V IO NC V IO X 8 LED Matrix (D1, D2...D168) 21 x 8 LED Matrix includes 21 columns and 8 rows forming an LED display. An LED glows when the respective row receives 0 logic and the column receives 1 logic. Figure 2-6. shows a schematic of the LED Matrix. 10
16 21 X 8 LED Matrix (D1, D2...D168) Figure 2-6. LED Matrix Schematic Table 2-3 list LED Matrix pinouts with Santa Cruz connector. Table 2-3. LED Matrix Pinouts with Santa Cruz Connector Signal Name Santa Cruz Connector Pin No. ROW0 J2.7 ROW1 J2.8 ROW2 J2.9 ROW3 J2.10 ROW4 J2.11 ROW5 J2.12 ROW6 J
17 Board Components Table 2-3. LED Matrix Pinouts with Santa Cruz Connector Signal Name Santa Cruz Connector Pin No. ROW7 J2.14 COL0 J3.3 COL1 J3.4 COL2 J3.5 COL3 J3.6 COL4 J3.7 COL5 J3.8 COL6 J3.9 COL7 J3.10 COL8 J3.11 COL9 J3.12 COL10 J3.13 COL11 J3.14 COL12 J3.15 COL13 J3.16 COL14 J3.17 COL15 J3.18 COL16 J3.21 COL17 J3.23 COL18 J3.25 COL19 J3.27 COL20 J
18 Appendix A: Pin Mapping for the ELT-II Board Table 1-1 shows pin mapping of the LED Matrix board in order to use with the ELT-II board. Table 1-1. Pin Mapping of LED Matrix Board with the ELT-II Board SC Connector Pin No. SC Connector Name CPLD (U1) Pin No. J2.7 ROW0 97 J2.8 ROW1 96 J2.9 ROW2 95 J2.10 ROW3 92 J2.11 ROW4 91 J2.12 ROW5 89 J2.13 ROW6 87 J2.14 ROW7 86 J3.3 COL0 1 J3.4 COL1 85 J3.5 COL2 84 J3.6 COL3 83 J3.7 COL4 82 J3.8 COL5 81 J3.9 COL6 78 J3.10 COL7 77 J3.11 COL8 76 J3.12 COL9 75 J3.13 COL10 74 J3.14 COL11 73 J3.15 COL
19 Table 1-1. Pin Mapping of LED Matrix Board with the ELT-II Board SC Connector Pin No. SC Connector Name CPLD (U1) Pin No. J3.16 COL13 71 J3.17 COL14 70 J3.18 COL15 69 J3.21 COL16 68 J3.23 COL17 67 J3.25 COL18 66 J3.27 COL19 62 J3.28 COL20 61 J3.29 IO1 58 J3.31 IO2 57 J3.32 IO3 56 J3.33 IO4 55 J3.35 IO5 54 J3.36 IO6 53 J3.37 IO7 52 J3.39 IO
20 Appendix B: Pin Mapping for the UP3 1C6 Board Table 2-1 shows pin mapping of the LED Matrix board in order to use with the UP3 1C6 board. Table 2-1. Pin Mapping of LED Matrix Board with the UP3 1C6 Board SC Connector Pin No. SC Connector Pin Name FPGA Pin No. J2.7 ROW0 194 J2.8 ROW1 184 J2.9 ROW2 193 J2.10 ROW3 183 J2.11 ROW4 188 J2.12 ROW5 182 J2.13 ROW6 187 J2.14 ROW7 198 J3.3 COL0 217 J3.4 COL1 220 J3.5 COL2 216 J3.6 COL3 219 J3.7 COL4 215 J3.8 COL5 218 J3.9 COL6 206 J3.10 COL7 221 J3.11 COL8 207 J3.12 COL9 222 J3.13 COL J3.14 COL J3.15 COL
21 Table 2-1. Pin Mapping of LED Matrix Board with the UP3 1C6 Board SC Connector Pin No. SC Connector Pin Name FPGA Pin No. J3.16 COL J3.17 COL J3.18 COL J3.21 COL J3.23 COL J3.25 COL J3.27 COL J3.28 COL J3.29 IO1 205 J3.31 IO2 204 J3.32 IO3 197 J3.33 IO4 203 J3.35 IO5 176 J3.36 IO6 178 J3.37 IO7 174 J3.39 IO
Remote Drive. Quick Start Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408) Version : 0.1.
Remote Drive Quick Start Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Version : 0.1.1 Date : July 17, 2007 Copyright 2007,.All rights reserved. SLS,
More informationIR Receiver Board Reference Manual System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)
IR Receiver Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: 2.0 Document Version: 1.4 Document Date: Copyright 2005-2008,,
More informationAudio Codec Snap On Board
Audio Codec Snap On Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: 1.0 Document Version: 1.2 Document Date: Copyright 2005-2009,,
More informationMAX II/MAX IIZ Development Board
MAX II/MAX IIZ Development Board Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r2a Document Version: 1.4 Document Date: Copyright
More informationUSB BitJetLite Download Cable
USB BitJetLite Download Cable User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Product Version: 1.0 Document Version: 1.0 Document Date: Copyright 2010,.All
More informationVideo Input Daughter Card Reference Manual
Video Input Daughter Card Reference Manual 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version 1.0 Document Date November 2006 Copyright 2006 Altera Corporation.
More informationUniversity Program 3 Kit
University Program 3 Kit VLSI Tutorial : LEDs & Push Buttons Version 02.00 System Level Solutions Inc. (USA) 14702 White Cloud Ct. Morgan Hill, CA 95037 2 System Level Solutions Copyright 2003-2005 System
More informationSLS Multiple USB Solutions on a Single Chip using MAX10FPGA
SLS Multiple USB Solutions on a Single Chip using MAX10FPGA Quick Start Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Document Version: 1.1 Document Date:
More informationTraining Simulator Communications Hub Standard 420 (TSCH STANDARD 420)
Training Simulator Communications Hub Standard 420 (TSCH STANDARD 420) User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Document Version: 1.0 Document
More informationUsing MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information
Using MicroC/OS-II RTOS with the Nios II Processor Tutorial Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Copyright 2004 Altera Corporation. All rights
More informationMasterBlaster Serial/USB Communications Cable User Guide
MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: July 2004 P25-10322-00 Copyright
More informationCoreCommander. User Guide. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)
CoreCommander User Guide, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r2a Document Version: 2.0 Document Date: Copyright 2012,.All rights reserved.
More informationByteBlaster II Download Cable User Guide
ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com UG-BBII81204-1.1 P25-10324-00 Document Version: 1.1 Document Date: December 2004 Copyright
More informationCyclone Device Handbook, Volume 2
Cyclone Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Preliminary Information C5V2-1.1 Copyright 2005 Altera Corporation. All rights reserved. Altera,
More informationCoreCommander. Reference Manual. System Level Solutions, Inc. (USA) Murphy Avenue San Martin, CA (408)
CoreCommander Reference Manual, Inc. (USA) 14100 Murphy Avenue San Martin, CA 95046 (408) 852-0067 http://www.slscorp.com Board Version: r1b Document Version: 1.9 Document Date: Copyright 2011,, Inc. (SLS)
More informationByteBlaster II Parallel Port Download Cable
ByteBlaster II Parallel Port Download Cable December 2002, Version 1.0 Data Sheet Features Allows PC users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000AE, MAX 7000B, MAX 3000A,
More informationNios Embedded Processor Development Board
Nios Embedded Processor Development Board July 2003, ver. 2.2 Data Sheet Introduction Development Board Features Functional Overview This data sheet describes the features and functionality of the Nios
More informationUsing the Nios Development Board Configuration Controller Reference Designs
Using the Nios Development Board Controller Reference Designs July 2006 - ver 1.1 Application Note 346 Introduction Many modern embedded systems utilize flash memory to store processor configuration information
More informationActive Serial Memory Interface
Active Serial Memory Interface October 2002, Version 1.0 Data Sheet Introduction Altera Cyclone TM devices can be configured in active serial configuration mode. This mode reads a configuration bitstream
More informationUsing the Serial FlashLoader With the Quartus II Software
Using the Serial FlashLoader With the Quartus II Software July 2006, ver. 3.0 Application Note 370 Introduction Using the Joint Test Action Group () interface, the Altera Serial FlashLoader (SFL) is the
More informationMAX V CPLD Development Kit User Guide
MAX V CPLD Development Kit User Guide MAX V CPLD Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01099-1.0 Subscribe Copyright 2011 Altera Corporation. All rights reserved.
More informationAvalon Streaming Interface Specification
Avalon Streaming Interface Specification 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.3 Document Date: June 2007 Copyright 2005 Altera Corporation. All rights reserved. Altera,
More informationUsing MAX II & MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX II & MAX 3000A Devices as a Microcontroller I/O Expander March 2004, ver 2.0 Application Note 265 Introduction Advantages of Using MAX II & MAX 3000A Devices Many microcontroller and microprocessors
More informationDSP Development Kit, Stratix II Edition
DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition
More informationNios II Development Kit Getting Started User Guide
Nios II Development Kit Getting Started User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com P25-10108-03 Copyright 2005 Altera Corporation. All
More informationUsing MAX 3000A Devices as a Microcontroller I/O Expander
Using MAX 3000A Devices as a Microcontroller I/O Expander August 2003, Ver 1.0 Application Note 265 Introduction Advantages of Using MAX 3000A Devices Many microcontrollers and microprocessors limit I/O
More informationAN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current
AN 547: Putting the MAX II CPLD in Hibernation Mode to Achieve Zero Standby Current January 2009 AN-547-10 Introduction To save power, the MAX II CPLD can be completely powered down into hibernation mode
More informationAnybus CompactCom Starter Kit REFERENCE GUIDE
Anybus CompactCom Starter Kit REFERENCE GUIDE HMSI-27-224 EN 2.1 ENGLISH Important User Information Liability Every care has been taken in the preparation of this document. Please inform HMS Industrial
More informationREFERENCE GUIDE HMSI ENGLISH
Anybus CompactCom Starter Kit REFERENCE GUIDE HMSI-27-224 2.0 ENGLISH Important User Information Liability Every care has been taken in the preparation of this document. Please inform HMS Industrial Networks
More informationDSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide
DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-08743-04 Development Kit Version: 1.3.0
More informationExcalibur Solutions DPRAM Reference Design
Excalibur Solutions DPRAM Reference Design August 22, ver. 2.3 Application Note 173 Introduction The Excalibur devices are excellent system development platforms, offering flexibility, performance, and
More informationCyclone III FPGA Starter Kit User Guide
Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable
More informationNios Development Kit, Stratix Edition
Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00
More informationNios II Embedded Design Suite 6.1 Release Notes
December 2006, Version 6.1 Release Notes This document lists the release notes for the Nios II Embedded Design Suite (EDS) version 6.1. Table of Contents: New Features & Enhancements...2 Device & Host
More informationMatrices in MAX II & MAX 3000A Devices
Crosspoint Switch Matrices in MAX II & MAX 3000A Devices March 200, ver. 2.0 Application Note 29 Introduction With a high level of flexibility, performance, and programmability, you can use crosspoint
More informationClock Control Block (ALTCLKCTRL) Megafunction User Guide
Clock Control Block (ALTCLKCTRL) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 2.4 Document Date: December 2008 Copyright 2008 Altera Corporation. All
More informationUTOPIA Level 2 Slave MegaCore Function
UTOPIA Level 2 Slave MegaCore Function October 2005, Version 2.5.0 Release Notes These release notes for the UTOPIA Level 2 Slave MegaCore function contain the following information: System Requirements
More informationFPGA Design Security Solution Using MAX II Devices
White Paper FPGA Solution Using MAX II Devices Introduction SRAM-based FPGAs are volatile devices. They require external memory to store the configuration data that is sent to them at power up. It is possible
More informationEnhanced Configuration Devices
Enhanced Configuration Devices October 2007, Version 1.2 Errata Sheet Introduction Intel-Flash- Based EPC Device Protection f This errata sheet provides updated information on enhanced configuration devices
More informationPCI Express Compiler. System Requirements. New Features & Enhancements
April 2006, Compiler Version 2.1.0 Release Notes These release notes for the PCI Express Compiler version 2.1.0 contain the following information: System Requirements New Features & Enhancements Errata
More informationaltshift_taps Megafunction User Guide
altshift_taps Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Document Version: 1.0 Document Date: September 2004 Copyright 2004 Altera Corporation. All rights
More informationAN 549: Managing Designs with Multiple FPGAs
AN 549: Managing Designs with Multiple FPGAs October 2008 AN-549-1.0 Introduction Managing designs that incorporate multiple FPGAs raises new challenges that are unique compared to designs using only one
More informationSimple Excalibur System
Excalibur Solutions Simple Excalibur System August 2002, ver. 1.0 Application Note 242 Introduction This application note describes a simple Excalibur system design that consists of software running on
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System
More informationIncreasing Productivity with Altera Quartus II to I/O Designer/DxDesigner Interface
Increasing Productivity with Altera Quartus II to I/O Designer/DxDesigner Interface Steven Strell Senior Applications Engineer, Altera Corporation (408) 544-7624 sstrell@altera.com 1 Abstract Today s high-speed,
More informationImplementing LED Drivers in MAX Devices
Implementing LE rivers in MAX evices ecember 2002, ver. 1.0 Application Note 286 Introduction Commercial LE river Chips iscrete light-emitting diode (LE) driver chips are common on many system boards.
More informationInterfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems
Interfacing Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems April 2008 AN-447-1.1 Introduction Altera Cyclone III devices are compatible and support 3.3/3.0/2.5-V LVTTL/LVCMOS I/O standards. This application
More informationPCI Express Development Kit, Stratix II GX Edition Getting Started User Guide
PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36002-01 Document Version: 1.0.2 Document Date: April
More informationArria II GX FPGA Development Board
Arria II GX FPGA Development Board DDR2 SODIMM Interface 2011 Help Document DDR2 SODIMM Interface Measurements were made on the DDR2 SODIMM interface using the Board Test System user interface. The Address,
More informationIntel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Introduction to Intel FPGA Download Cable...3 1.1. Intel FPGA Download Cable Revision... 3 1.2.
More informationDesign Verification Using the SignalTap II Embedded
Design Verification Using the SignalTap II Embedded Logic Analyzer January 2003, ver. 1.0 Application Note 280 Introduction The SignalTap II embedded logic analyzer, available exclusively in the Altera
More informationImplementing LED Drivers in MAX and MAX II Devices. Introduction. Commercial LED Driver Chips
Implementing LE rivers in MAX and MAX II evices October 2008 AN-286-2.3 Introduction iscrete LE driver chips are common on many system boards. Altera MAX II, MAX 7000B, MAX 7000A, MAX 3000A, and MAX 7000S
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System
More informationLegacy SDRAM Controller with Avalon Interface
Legacy SDRAM Controller with Avalon Interface January 2003, Version 1.0 Data Sheet Introduction PTF Assignments SDRAM is commonly used in cost-sensitive applications requiring large amounts of memory.
More informationZ8 Encore! XP Family of Microcontrollers Development Kits
Z8 Encore! XP Family of Microcontrollers Development Kits Introduction This describes how to set up your Z8 Encore! XP Development Kit and start using it to build designs and applications. Kit Contents
More informationSimulating the ASMI Block in Your Design
2015.08.03 AN-720 Subscribe Supported Devices Overview You can simulate the ASMI block in your design for the following devices: Arria V, Arria V GZ, Arria 10 Cyclone V Stratix V In the Quartus II software,
More informationExcalibur Solutions Using the Expansion Bus Interface. Introduction. EBI Characteristics
Excalibur Solutions Using the Expansion Bus Interface October 2002, ver. 1.0 Application Note 143 Introduction In the Excalibur family of devices, an ARM922T processor, memory and peripherals are embedded
More informationFor Quartus II Software. This Quick Start Guide will show you how to set up a Quartus
Quick Start Guide For Quartus II Software This Quick Start Guide will show you how to set up a Quartus II project, enter timing requirements, and compile the design into an Altera device. 1 Three-Step
More informationFPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
More informationLaboratory Exercise 6
Laboratory Exercise 6 Using C code with the Nios II Processor This is an exercise in using C code with the Nios II processor in a DE-Series computer system. We will use the Intel FPGA Monitor Program software
More informationHYDRA-X23/X23S. Power Application Controllers. PAC HYDRA-X User s Guide. Copyright 2014 Active-Semi, Inc.
HYDRA-X23/X23S Power Application Controllers PAC5223 - HYDRA-X User s Guide www.active-semi.com Copyright 2014 Active-Semi, Inc. CONTENTS Contents...2 Overview...3 HYDRA-X23/X23S Body Resources...5 Header
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More informationEnhanced Configuration Devices
Enhanced Configuration Devices July 2008, Version 1.3 Errata Sheet Introduction Intel-Flash- Based EPC Device Protection f This errata sheet provides updated information on enhanced configuration devices
More informationCyclone II FPGA Family
ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.
More informationDecember 2002, ver. 1.3 Application Note 191. Six individual interrupts Six-bit priority scheme Five-bit priority scheme plus one individual interrupt
Excalibur Solutions Using the Interrupt Controller December 22, ver..3 Application Note 9 Introduction This document describes the operation of the interrupt controller for the Excalibur devices, particularly
More informationPaging and Loud Ringing with VVX600 and Algo 8180
SOLUTION MANUAL September 2015 Rev A Paging and Loud Ringing with VVX600 and Algo 8180 Application Note Polycom, Inc. 1 Paging and Loud Ringing with VVX600 and Algo 8180 Copyright 2015, Polycom, Inc. All
More informationZ8 Encore! Z8F642 MCU Evaluation Kit
Evaluation Kit Quick Start Guide Introduction This guide acquaints users with the Z8 Encore! Z8F642 MCU Evaluation Kit, and gives instructions on setting up and using the tools to start building designs
More informationArria II GX FPGA Development Board
Arria II GX FPGA Development Board Overview 2011 Signal Integrity Report Introduction Signal Integrity Analysis The ArriaII GX development kit board has several high speed interfaces. Each of these interfaces
More informationRapidIO Physical Layer MegaCore Function
RapidIO Physical Layer MegaCore Function April 2005, MegaCore version 2.2.1 Errata Sheet Introduction This document addresses known errata and documentation changes for version 2.2.1 of the RapidIO Physical
More informationUsing Verplex Conformal LEC for Formal Verification of Design Functionality
Using Verplex Conformal LEC for Formal Verification of Design Functionality January 2003, ver. 1.0 Application Note 296 Introduction The Altera Quartus II software, version 2.2, easily interfaces with
More informationHYDRA-X10. Power Application Controllers TM. PAC HYDRA-X User s Guide. Copyright 2014 Active-Semi, Inc.
HYDRA-X10 Power Application Controllers TM PAC5210 - HYDRA-X User s Guide www.active-semi.com Copyright 2014 Active-Semi, Inc. CONTENTS Contents...2 Overview...3 HYDRA-X10 Body Resources...5 Header Descriptions...5
More informationIntel FPGA USB Download Cable User Guide
Intel FPGA USB Download Cable User Guide UG-USB81204 2016.10.31 Subscribe Send Feedback Contents Contents 1 Introduction to USB Download Cable... 3 1.1 USB Download Cable Revision... 3 1.2 Supported Devices
More informationSignalTap II with Verilog Designs. 1 Introduction. For Quartus II 13.1
SignalTap II with Verilog Designs For Quartus II 13.1 1 Introduction This tutorial explains how to use the SignalTap II feature within Altera s Quartus II software. The SignalTap II Embedded Logic Analyzer
More informationFTG Programming Kit CY3670. Spec. # Rev. *C
CY3670 Spec. # 38-07410 Rev. *C Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights Copyrights Cypress
More informationWhite Paper Configuring the MicroBlaster Passive Serial Software Driver
White Paper Configuring the MicroBlaster Passive Serial Software Driver Introduction The MicroBlaster TM software driver is designed to configure Altera programmable logic devices (PLDs) through the ByteBlasterMV
More informationFloating Point Inverse (ALTFP_INV) Megafunction User Guide
Floating Point Inverse (ALTFP_INV) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.0 Document Date: October 2008 Copyright 2008 Altera Corporation. All
More informationColor Space Converter
Color Space Converter MegaCore Function User Guide April 2001 Core Version 2.0.0 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com A-UG-CSCONVERTER-1.0 Color Space Converter
More informationGroup Page with VVX600 and Algo 8301 Paging Adapter
DOCUMENT TYPE Software 1.5 Jan 2017 xxxxxxxxxxxx Rev B Group Page with VVX600 and Algo 8301 Paging Adapter Application Note Polycom, Inc. 1 Group Page with VVX600 and Algo 8301 Paging Adapter Version 1.0
More informationSupporting Custom Boards with DSP Builder
Supporting Custom Boards with DSP Builder April 2003, ver. 1.0 Application Note 221 Introduction As designs become more complex, verification becomes a critical, time consuming process. To address the
More informationNios Soft Core. Development Board User s Guide. Altera Corporation 101 Innovation Drive San Jose, CA (408)
Nios Soft Core Development Board User s Guide Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Nios Soft Core Development Board User s Guide Version 1.1 August
More informationNetwork Interface Appendix Anybus -CompactCom Passive RS-485/422
Network Interface Appendix Anybus -CompactCom Passive RS-485/422 Rev. 1.01 Connecting Devices TM HMS Industrial Networks Mailing address: Box 4126, 300 04 Halmstad, Sweden Visiting address: Stationsgatan
More informationSimultaneous Multi-Mastering with the Avalon Bus
Simultaneous Multi-Mastering with the Avalon Bus April 2002, ver. 1.1 Application Note 184 Introduction The Excalibur Development Kit, featuring the Nios embedded processor version 2.1 supports an enhanced
More informationMy First FPGA Design Tutorial
101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com TU-01002-1.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized
More informationGroup Page with VVX600 & Algo 8180/8186/8188
DOCUMENT TYPE Software 1.5 January 2017 xxxxxxxxxxxx Rev B Group Page with VVX600 & Algo 8180/8186/8188 Application Note Polycom, Inc. 1 Copyright 2017, Polycom, Inc. All rights reserved. No part of this
More informationA33606-AIC-02 User's Guide
Installation and Operation of the Astek SAS/SATA X36 Expander Document Number: 90-000156 Document Status: Document Navigator Introduction General Document Notices Main Product Specifications Functional
More informationTable 1 shows the issues that affect the FIR Compiler v7.1.
May 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the Altera, v7.1. Errata are functional defects or errors, which may cause an Altera MegaCore function
More informationPolycom RealPresence Access Director System, Virtual Edition
Getting Started Guide Version 4.0 July 2014 3725-78702-002D Polycom RealPresence Access Director System, Virtual Edition Copyright 2014, Polycom, Inc. All rights reserved. No part of this document may
More informationVideo and Image Processing Suite
Video and Image Processing Suite December 2006, Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationGroup Page with VVX600 & Algo 8180/8188
DOCUMENT TYPE September 2015 Rev A Group Page with VVX600 & Algo 8180/8188 Application Note Polycom, Inc. 1 Copyright 2015, Polycom, Inc. All rights reserved. No part of this document may be reproduced,
More informationEstimating Nios Resource Usage & Performance
Estimating Nios Resource Usage & Performance in Altera Devices September 2001, ver. 1.0 Application Note 178 Introduction The Excalibur Development Kit, featuring the Nios embedded processor, includes
More informationImplementing LVDS in Cyclone Devices
Implementing LVDS in Cyclone Devices March 2003, ver. 1.1 Application Note 254 Introduction Preliminary Information From high-speed backplane applications to high-end switch boxes, LVDS is the technology
More information9. Reviewing Printed Circuit Board Schematics with the Quartus II Software
November 2012 QII52019-12.1.0 9. Reviewing Printed Circuit Board Schematics with the Quartus II Sotware QII52019-12.1.0 This chapter provides guidelines or reviewing printed circuit board (PCB) schematics
More informationStratix FPGA Family. Table 1 shows these issues and which Stratix devices each issue affects. Table 1. Stratix Family Issues (Part 1 of 2)
January 2007, ver. 3.1 Errata Sheet This errata sheet provides updated information on Stratix devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows
More informationArria GX Development Kit Getting Started User Guide
Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All
More informationDDR and DDR2 SDRAM Controller Compiler User Guide
DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera
More informationDSP Builder Release Notes
April 2006, Version 6.0 SP1 Release Notes These release notes for DSP Builder version 6.0 SP1 contain the following information: System Requirements New Features & Enhancements Errata Fixed in This Release
More informationEZ-USB FX3 Development Kit Guide
CYUSB3KIT-001 EZ-USB FX3 Development Kit Guide Doc. #: 001-70237 Rev. *A Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com
More informationNios II Embedded Design Suite 7.1 Release Notes
Nios II Embedded Design Suite 7.1 Release Notes May 2007, Version 7.1 Release Notes This document contains release notes for the Nios II Embedded Design Suite (EDS) version 7.1. Table of Contents: New
More informationPowerPlay Early Power Estimator User Guide for Cyclone III FPGAs
PowerPlay Early Power Estimator User Guide for Cyclone III FPGAs 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: QII v9.0 SP2 Document Version: 2.0 Document Date: June 2009 UG-01013-2.0
More informationByteBlaster II Download Cable User Guide
ByteBlaster II Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.0 Document Version: 1.4 Document Date: July 2008 Copyright 2008 Altera Corporation. All
More information