Recommended Protocol Configurations for Stratix IV GX FPGAs
|
|
- Letitia Hines
- 6 years ago
- Views:
Transcription
1 Recommended Protocol s for Stratix IV GX FPGAs AN Application Note The architecture of the Altera Stratix IV GX FPGA is designed to accommodate the widest range of protocol standards spread over multiple data rates and data rate ranges. This application note helps you implement the protocols shown in Table 1 using specific configurations of Stratix IV GX FPGAs with transceivers that are not shown in the ALTGX MegaWizard Plug-In Manager of Quartus II software version 8.0 and later. Table 1. Protocol s for Stratix IV GX FPGAs Fibre Channel Interlaken SF1-5.1 Protocols Gigabit-capable passive optical network (GPON) Advanced switching interconnect (ASI) Serial data converter (SDC) (JESD204) SerialLite II Serial ATA (SATA) and Serial attached SCSI (SAS) Refer to Recommended to Achieve Fibre Channel Protocol Implementation on page 2 Recommended to Achieve Interlaken Protocol Implementation on page 4 Recommended to Achieve SFI-5.1 Protocol Implementation on page 7 Recommended to Achieve GPON Protocol Implementation on page 9 Recommended to Achieve ASI Protocol Implementation on page 11 Recommended to Achieve SDC (JESD204) Protocol Implementation on page 13 Recommended to Achieve SerialLite II Protocol Implementation on page 15 Recommended to Achieve SATA and SAS Protocols Implementation on page 16 1 The protocol implementations shown in this application note are the recommended implementations. You have the freedom to implement these protocols in any other configurations appropriate to your specific custom implementations according to your system design constraints, requirements, or both. 1 The recommended configurations described in this application note are used by Altera to characterize the respective protocols. f Detailed functional descriptions of all the blocks shown in the flow charts that follow are available in the Architecture for Stratix IV Devices chapter in volume 2 of the Stratix IV Device Handbook. 101 Innovation Drive San Jose, CA Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at Altera warrants performance of its semiconductor products to current specifications in accordance with Altera s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. March 2011 Altera Corporation Subscribe
2 Page 2 Recommended to Achieve Fibre Channel Protocol Implementation Recommended to Achieve Fibre Channel Protocol Implementation The Fibre Channel protocol manages the transfer of information between different entities within a storage area network (SAN) using a point-to-point link. Table 2 shows the four supported Fibre Channel specifications and their data rates. Table 2. Fibre Channel Data Rates for Stratix IV GX Devices Fibre Channel Specification Data Rate (Gbps) FC FC FC FC Although dependent on the system requirements and data rate of the application, any one of the recommended configurations shown in Figure 1 can implement the Fibre Channel protocol in Stratix IV GX transceivers. To use the Fibre Channel protocol, you must add the 8B/10B encoder/decoder to the FPGA fabric. Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
3 Recommended to Achieve Fibre Channel Protocol Implementation Page 3 Figure 1. Recommended s to Implement the Fibre Channel Protocol in a Stratix IV GX FPGA Stratix IV GX s options for Fibre Channel data rates FC-1 and FC-2 Basic options for Fibre Channel data rates FC-1, FC-2, and FC-4 options for Fibre Channel data rate FC-8 Single PMA-PCS - 10-bit Basic Single- 10-bit PMA-PCS Basic - PMA-PCS Basic - PMA-PCS Data Rate (Gbps) FC-1, FC-2 (1) FC-1, FC-2, FC-4 (1) FC-8 (1) Reference Clock FC-1 FC-2 FC-1 FC-2 FC Channel Bonding Low-Latency PCS Word Aligner (Pattern Length) (Manual, 7-bit, 10-bit) (Manual, 7-bit, 10-bit, ) (Manual, 7-bit, 10-bit, ) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering 10-bit 40-bit 40-bit FPGA FPGA Fabric Fabric Interface Interface Frequency Frequency for FC-1, for FC for FC-1, for FC for FC-1, for FC-2, for FC for FC-1, for FC-2, for FC for FC-8 Note for Figure 1: (1) FC-1 = Gbps, FC-2 = Gbps, FC-4 = 4.25 Gbps, and FC-8=8.5 Gbps. March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
4 Page 4 Recommended to Achieve Interlaken Protocol Implementation Recommended to Achieve Interlaken Protocol Implementation The Interlaken protocol is a serial protocol capable of achieving 10 Gbps to 100 Gbps throughput. Stratix IV GX FPGAs support an Interlaken data rate range of Gbps to 6.5 Gbps. This application note describes the recommended configuration for 24 Interlaken channels on one side of the device. In this configuration, all 24 transmitter channels are configured in Basic (PMA-Direct) double-width mode (Figure 2). All 24 receiver channels are also configured in Basic (PMA-Direct) double-width mode (Figure 3 on page 6). This configuration requires two ALTGX instantiations: 1. Twenty-four Transmitter-only channels in Basic (PMA-Direct) double-width mode 2. Twenty-four Receiver-only channels in Basic (PMA-Direct) double-width mode Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
5 Recommended to Achieve Interlaken Protocol Implementation Page 5 Figure 2. Recommended to Implement 24 Transmitter Channels in PMA-Direct Mode for the Interlaken Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic Single PMA Direct PMA-PCS 10-bit Mode Basic (PMA-Direct) - PMA-FPGA Fabric Data Rate (Gbps) Reference Clock Gbps 6.5 Gbps Channel Bonding Up to x24 Low-Latency PCS Word Aligner (Pattern Length) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering FPGA FPGA Fabric- Fabric March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
6 Page 6 Recommended to Achieve Interlaken Protocol Implementation Figure 3. Recommended to Implement 24 Receiver Channels in PMA-Direct Mode for the Interlaken Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic Single PMA Direct PMA-PCS 10-bit Mode Basic (PMA-Direct) PMA-FPGA Fabric Data Rate (Gbps) Reference Clock Gbps 6.5 Gbps Channel Bonding Low-Latency PCS Word Aligner (Pattern Length) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
7 Recommended to Achieve SFI-5.1 Protocol Implementation Page 7 Recommended to Achieve SFI-5.1 Protocol Implementation The serializer/deserializer (SERDES) Framer Interface Level 5.1 (SFI-5.1) protocol is a serial protocol intended for 40-Gbps applications. The 40G solution comprises 16 data channels and one de-skew control channel, for a total of 17 channels. Stratix IV GX FPGAs support SFI-5.1 data rates from Gbps to Gbps. Figure 4 shows the recommended configuration to implement the SFI-5.1 protocol with 17 transceiver channels configured in Basic (PMA-Direct) double-width mode. March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
8 Page 8 Recommended to Achieve SFI-5.1 Protocol Implementation Figure 4. Recommended to Implement 17 Channels for the SFI-5.1 Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic Single PMA Direct PMA-PCS 10-bit Mode Basic (PMA-Direct) PMA-FPGA Fabric Data Rate (Gbps) ) Reference Clock Gbps Gbps Channel Bonding 7 Low-Latency PCS Word Aligner (Pattern Length) ) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering - FPGA FPGA Fabric- Fabric Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
9 Recommended to Achieve GPON Protocol Implementation Page 9 Recommended to Achieve GPON Protocol Implementation The GPON protocol network provides optical fiber cabling and signals to the home and office using a point-to-multipoint scheme. Stratix IV GX FPGAs support GPON data rates of Mbps, Mbps, Gbps, and Gbps, with a reference clock of MHz. The minimum supported data rate of Stratix IV GX FPGAs is 600 Mbps, so a 5x over-sampling factor is used for the GPON data rate of Mbps, resulting in a data rate of Mbps. Figure 5 shows the recommended configurations for implementing the GPON protocol in Stratix IV GX FPGAs. March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
10 Page 10 Recommended to Achieve GPON Protocol Implementation Figure 5. Recommended s to Implement the GPON Protocol in a Stratix IV GX FPGA Stratix IV GX s options for GPON data rates Mbps, Mbps, and Gbps Basic options for GPON data rates Gbps and Gbps Single PMA Direct PMA-PCS 10-bit Basic - PMA-PCS Basic - PMA-PCS Data Rate ( Gbps) Reference Clock Mbps Gbps Gbps Gbps Channel Bonding Low-Latency - PCS Word Aligner (Pattern Length) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering FPGA FPGA Fabric- Fabric- 97.2, 77.76, , Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
11 Recommended to Achieve ASI Protocol Implementation Page 11 Recommended to Achieve ASI Protocol Implementation The ASI protocol is a serial data-transmission protocol that carries an MPEG-2 video stream. Stratix IV GX FPGAs support an ASI data rate of 270 Mbps. The minimum supported data rate of Stratix IV GX FPGAs is 600 Mbps, so a 5x over-sampling factor is used for the ASI data rate of 270 Mbps, resulting in a data rate of 1.35 Gbps. Figure 6 shows the recommended configuration for implementing the ASI protocol in Stratix IV GX FPGAs. March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
12 Page 12 Recommended to Achieve ASI Protocol Implementation Figure 6. Recommended to Implement the ASI Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic Single PMA Direct PMA-PCS 10-bit Mode Basic Single- 10-bit PMA-PCS Data Rate (Gbps) 1.35 Reference Clock Channel Bonding Low-Latency PCS Word Aligner (Pattern Length) (Bit-slip,10-bit) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering FPGA Interface Interface Frequency Frequency 10-bit 135 Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
13 Recommended to Achieve SDC (JESD204) Protocol Implementation Page 13 Recommended to Achieve SDC (JESD204) Protocol Implementation The SDC (JESD204) protocol follows JESD204, a JEDEC standard that enables a high-speed serial connection between analog-to-digital converters and logic devices using only a two-wire high-speed serial interface. Stratix IV GX FPGAs support an SDC (JESD204) data rate range of Mbps to Gbps. The minimum supported data rate of Stratix IV GX FPGAs is 600 Mbps, so a 5x over-sampling factor is used for the SDC (JESD204) data rate of Mbps, resulting in a data rate of Gbps. Figure 7 shows the recommended configurations for implementing the SDC protocol in Stratix IV GX FPGAs. March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
14 Page 14 Recommended to Achieve SDC (JESD204) Protocol Implementation Figure 7. Recommended s to Implement the SDC (JESD204) Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic PMA-PCS option for SDC data rate range of Mbps Gbps Single 10-bit option for SDC data rate range of 2.0 Gbps Gbps Basic Single- 10-bit PMA-PCS Basic Single- 10-bit PMA-PCS Data Rate (Gbps) Reference Clock Gbps 2.0 Gbps 2.0 gbps gbps Channel Bonding Low-Latency PCS Word Aligner (Pattern Length) (Manual) (Manual) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
15 Recommended to Achieve SerialLite II Protocol Implementation Page 15 Recommended to Achieve SerialLite II Protocol Implementation The SerialLite II protocol is a point-to-point communication protocol for data transmission over one or more lanes. The data rate of each lane can be between 622 Mbps and Gbps. Figure 8 shows the recommended configurations for implementing the SerialLite II protocol in Stratix IV GX FPGAs. Figure 8. Recommended s to Implement the SerialLite II Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic PMA-PCS option for SerialLite II data rate range of 622 Mbps Gbps Single option for SerialLite II data rate range of 2.0 Gbps Gbps 10-bit option for SerialLite II data rate range of 1.0 Gbps Gbps option for SerialLite II data rate range of 3.75 Gbps Gbps Basic Single- 10-bit PMA-PCS Basic Single- 10-bit PMA-PCS Basic - PMA-PCS Basic - PMA-PCS Data Rate (Gbps) Reference Clock 622 Mbps 2.0 Gbps 2.0 Gbps 3.75 Gbps 1.0 Gbps 3.75 Gbps 3.75 Gbps Gbps Channel Bonding Low-Latency PCS Word Aligner (Pattern Length) (Manual, 10-bit) (Manual, 10-bit) (Manual, 10-bit and ) (Manual, 10-bit and ) 8B/10B Encoder /Decoder Rate Match FIFO Byte SerDes Byte Ordering 32-bit FPGA FPGA Fabric- Fabric March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
16 Page 16 Recommended to Achieve SATA and SAS Protocols Implementation Recommended to Achieve SATA and SAS Protocols Implementation SATA is a serial interface between the host bus adaptors and the mass storage devices, such as desktop class disk drives used in consumer PCs, workstations, and laptop computing applications. SAS is a serial interface between the host bus adaptors and the mass storage devices, such as enterprise class disk drives used in servers, disk arrays, and datacenter applications. Table 3 lists the serial data rates supported by Altera s Stratix IV GX devices. Table 3. Serial Data Rates for SATA and SAS Protocols in Stratix IV GX Devices Protocol SATA (Gbps) SAS (Gbps) Gen Gen Gen Gen3 6.0 Figure 9 shows the recommended configurations for implementing the SATA and SAS protocols in Stratix IV GX devices. The two main requirements of SATA and SAS protocols, out-of-band signaling (OOB) and speed negotiation, are easily implemented in Stratix IV GX devices. The OOB signaling required by SATA and SAS protocol s COMINIT, COMWAKE, COMRESET, and COMSAS sequences require the transmitter to be in the electrical idle power save state and the receiver to detect these valid sequence signals on the link. These requirements are easily implemented in Stratix IV GX devices by using the tx_forceelecidle port on the transmitter-to-transmit electrical idles and the rx_signaldetect port on the receiver-to-detect sequence signal levels above a certain threshold level at the input of the Stratix IV GX receiver. You can set the rx_signaldetect threshold using the Quartus II software version 9.1 or later. The speed negotiation of SATA and SAS protocols requires both the host and device to exchange aligns at the fastest data rate they can both support. This requirement is implemented by using the Stratix IV GX device s capability to dynamically reconfigure data rates. Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
17 Recommended to Achieve SATA and SAS Protocols Implementation Page 17 Figure 9. Recommended s to Implement the SATA and SAS Protocol in a Stratix IV GX FPGA Stratix IV GX s Basic PMA-PCS option for SATA/SAS data rate of 1.5 Gbps Single 10-bit option for SATA/SAS data rate of 3.0 Gbps option for SATA/SAS data rate of 1.5 Gbps option for SATA/SAS data rate of 3.0 Gbps option for SATA/SAS data rate of 6.0 Gbps Basic Single- 10-bit PMA-PCS Basic Single- 10-bit PMA-PCS Basic - PMA-PCS Basic - PMA-PCS Basic - PMA-PCS Data Rate (Gbps) Reference Clock Channel Bonding Low-Latency PCS Word Aligner (Pattern Length) (Manual, 10-bit) (Manual, 10-bit) (Manual, 10-bit) (Manual, 10-bit) (Manual, 10-bit) 8B/10B Encoder/Decoder Rate Match FIFO Byte SERDES Byte Ordering 32-bit 32-bit 32-bit Trasnceiver March 2011 Altera Corporation Recommended Protocol s for Stratix IV GX FPGAs
18 Page 18 Document Revision History Document Revision History Table 4. Document Revision History Table 4 lists the revision history for this application note. Date Version Changes March Updated the Recommended to Achieve Interlaken Protocol Implementation, Recommended to Achieve GPON Protocol Implementation, and Recommended to Achieve SATA and SAS Protocols Implementation sections. Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, Figure 7, Figure 8, and Figure 9. Updated Table 2. Added Table 3. Removed Figure 4. Converted to the new template. Minor text edits. December Added Recommended to Achieve SATA and SAS Protocols Implementation on page 17. May Initial release. Recommended Protocol s for Stratix IV GX FPGAs March 2011 Altera Corporation
AN 610: Implementing Deterministic Latency for CPRI and OBSAI Protocols in Altera Devices
AN 610: Implementing Deterministic Latency for CPRI and OBSAI Protocols in Altera Devices July 2010 AN-610-1.0 This application note describes how to implement deterministic latency for Common Public Radio
More informationImplementing 9.8G CPRI in Arria V GT and ST FPGAs
03..06 AN 686 Subscribe This application note describes the implementation of 9.8304 Gbps Common Public Radio Interface (CPRI) using the Arria V GT and Arria V ST FPGA transceivers. The hard physical coding
More informationArria 10 Transceiver PHY User Guide
Arria 10 Transceiver PHY User Guide Subscribe UG-A10XCVR 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Arria 10 Transceiver PHY User Guide Contents Arria 10 Transceiver PHY Overview...1-1
More informationDynamic Reconfiguration of PMA Controls in Stratix V Devices
Dynamic Reconfiguration of PMA Controls in Stratix V Devices AN-645-1.0 Application Note This application note describes how to use the transceiver reconfiguration controller to dynamically reconfigure
More information4. TriMatrix Embedded Memory Blocks in HardCopy IV Devices
January 2011 HIV51004-2.2 4. TriMatrix Embedded Memory Blocks in HardCopy IV Devices HIV51004-2.2 This chapter describes TriMatrix memory blocks, modes, features, and design considerations in HardCopy
More informationEFEC20 IP Core. Features
EFEC20 IP Core DS-1034-1.2 Data Sheet The Altera 20% Enhanced Forward Error Correction (EFEC20) IP core includes a highperformance encoder and decoder for Optical Transport Network (OTN) FEC applications.
More informationWhite Paper Understanding 40-nm FPGA Solutions for SATA/SAS
White Paper Understanding 40-nm Solutions for /SAS This white paper describes the and SAS protocols, how the protocols are used, explains the value and SAS in terms of usage in an, and illustrates how
More information3. ALTGX_RECONFIG IP Core User Guide for Stratix IV Devices
July 2014 SIV53004-2014.07.09 3. ALTGX_RECONFIG IP Core User Guide for Stratix IV Devices SIV53004-2014.07.09 This document describes how to define and instantiate the ALTGX_RECONFIG IP core using the
More informationAN 558: Implementing Dynamic Reconfiguration in Arria II Devices
AN 558: Implementing Dynamic Reconfiguration in Arria II Devices AN-558-3.1 Application Note This application note describes how to use the dynamic reconfiguration feature and why you may want use this
More information100G Interlaken MegaCore Function User Guide
00G Interlaken MegaCore Function User Guide Subscribe UG-028 05.06.203 0 Innovation Drive San Jose, CA 9534 www.altera.com TOC-2 00G Interlaken MegaCore Function User Guide Contents About This MegaCore
More informationNios II Performance Benchmarks
Subscribe Performance Benchmarks Overview This datasheet lists the performance and logic element (LE) usage for the Nios II Classic and Nios II Gen2 soft processor, and peripherals. Nios II is configurable
More informationUsing the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices
Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices Subscribe Feedback The Altera Transceiver Reconfiguration Controller dynamically reconfigures
More informationQuartus II Software Version 10.0 SP1 Device Support
Quartus II Software Version 10.0 SP1 Device Support RN-01057 Release Notes This document provides late-breaking information about device support in the 10.0 SP1 version of the Altera Quartus II software.
More informationPCI Express Multi-Channel DMA Interface
2014.12.15 UG-01160 Subscribe The PCI Express DMA Multi-Channel Controller Example Design provides multi-channel support for the Stratix V Avalon Memory-Mapped (Avalon-MM) DMA for PCI Express IP Core.
More informationSimulating the ASMI Block in Your Design
2015.08.03 AN-720 Subscribe Supported Devices Overview You can simulate the ASMI block in your design for the following devices: Arria V, Arria V GZ, Arria 10 Cyclone V Stratix V In the Quartus II software,
More informationReal-Time ISP and ISP Clamp for Altera CPLDs
Real-Time ISP and ISP Clamp for Altera CPLDs AN-630-1.0 Application Note This application note describes the real-time in-system programmability (ISP) and ISP Clamp programming modes and their usage in
More information10. Introduction to UniPHY IP
10. Introduction to Uni IP November 2012 EMI_RM_008-2.1 EMI_RM_008-2.1 The Altera,, and LP SDRAM controllers with Uni, QDR II and QDR II+ SRAM controllers with Uni, RLDRAM II controller with Uni, and RLDRAM
More information2.5G Reed-Solomon II MegaCore Function Reference Design
2.5G Reed-Solomon II MegaCore Function Reference Design AN-642-1.0 Application Note The Altera 2.5G Reed-Solomon (RS) II MegaCore function reference design demonstrates a basic application of the Reed-Solomon
More informationLow Latency 40G Ethernet Example Design User Guide
Low Latency 40G Ethernet Example Design User Guide Subscribe UG-20025 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Quick Start Guide...1-1 Directory Structure... 1-2 Design Components...
More informationErrata Sheet for Cyclone IV Devices
Errata Sheet for Cyclone IV Devices ES-01027-2.3 Errata Sheet This errata sheet provides updated information on known device issues affecting Cyclone IV devices. Table 1 lists specific Cyclone IV issues,
More informationConfiguration via Protocol (CvP) Implementation in Altera FPGAs User Guide
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com
More information9. Hot Socketing and Power-On Reset in Stratix IV Devices
February 2011 SIV51009-3.2 9. Hot Socketing and Power-On Reset in Stratix IV Devices SIV51009-3.2 This chapter describes hot-socketing specifications, power-on reset (POR) requirements, and their implementation
More informationAN 558: Implementing Dynamic Reconfiguration in Arria II Devices
AN 558: Implementing Dynamic Reconfiguration in Arria II Devices AN-558-3.8 Application Note This application note describes how to use the dynamic reconfiguration feature and why you may want use this
More information11. SEU Mitigation in Stratix IV Devices
11. SEU Mitigation in Stratix IV Devices February 2011 SIV51011-3.2 SIV51011-3.2 This chapter describes how to use the error detection cyclical redundancy check (CRC) feature when a Stratix IV device is
More information8. Introduction to UniPHY IP
8. Introduction to Uni IP November 2011 EMI_RM_008-1.1 EMI_RM_008-1.1 The Altera and SDRAM controllers with Uni, QDR II and QDR II+ SRAM controllers with Uni, and RLDRAM II controller with Uni provide
More informationUsing the Nios Development Board Configuration Controller Reference Designs
Using the Nios Development Board Controller Reference Designs July 2006 - ver 1.1 Application Note 346 Introduction Many modern embedded systems utilize flash memory to store processor configuration information
More information4K Format Conversion Reference Design
4K Format Conversion Reference Design AN-646 Application Note This application note describes a 4K format conversion reference design. 4K resolution is the next major enhancement in video because of the
More informationPOS-PHY Level 4 MegaCore Function
POS-PHY Level 4 MegaCore Function November 2004, MegaCore Version 2.2.2 Errata Sheet Introduction This document addresses known errata and documentation changes for version v2.2.2 of the POS-PHY Level
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System
More informationMAX 10 User Flash Memory User Guide
MAX 10 User Flash Memory User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-M10UFM 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 User Flash Memory
More informationDDR and DDR2 SDRAM Controller Compiler User Guide
DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera
More informationE3 Mapper MegaCore Function (E3MAP)
MegaCore Function (E3MAP) March 9, 2001; ver. 1.0 Data Sheet Features Easy-to-use MegaWizard Plug-In generates MegaCore variants Quartus TM II software and OpenCore TM feature allow place-androute, and
More informationImplementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs
Implementing the Top Five Control-Path Applications with Low-Cost, Low-Power CPLDs WP-01146-1.2 White Paper Since their introduction in the mid-1980s and across all end markets, CPLDs have been design
More informationArria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1
Arria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1 High Speed Design Team, San Diego Thursday, July 23, 2009 1 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions
More informationRapidIO MegaCore Function
March 2007, MegaCore Function Version 3.1.1 Errata Sheet This document addresses known errata and documentation issues for the Altera RapidIO MegaCore function version 3.1.1. Errata are functional defects
More informationFPGA Power Management and Modeling Techniques
FPGA Power Management and Modeling Techniques WP-01044-2.0 White Paper This white paper discusses the major challenges associated with accurately predicting power consumption in FPGAs, namely, obtaining
More informationAltera JESD204B IP Core and ADI AD9680 Hardware Checkout Report
2015.05.11 Altera JESD204B IP Core and ADI AD9680 Hardware Checkout Report AN-710 Subscribe The Altera JESD204B IP core is a high-speed point-to-point serial interface intellectual property (IP). The JESD204B
More informationDesign Guidelines for Intel FPGA DisplayPort Interface
2018-01-22 Design Guidelines for Intel FPGA DisplayPort Interface AN-745 Subscribe The design guidelines help you implement the Intel FPGA DisplayPort IP core using Intel FPGA devices. These guidelines
More informationQuartus II Software Version 11.0 SP1 Device Support
Quartus II Software Version 11.0 SP1 Device Support RN-01066 Release Notes This document provides late-breaking information about device support in the Altera Quartus II software version 11.0 SP1. For
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System
More informationSerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices
SerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Stratix 10 ES Editions Subscribe Send Feedback Latest document
More informationDebugging Transceiver Links
Debugging s 11 QII53029 Subscribe This chapter describes using the Transceiver Toolkit to optimize high-speed serial links in your board design. The Transceiver Toolkit provides real-time control, monitoring,
More informationOTU2 I.9 FEC IP Core (IP-OTU2EFECI9) Data Sheet
OTU2 I.9 FEC IP Core (IP-OTU2EFECI9) Data Sheet Revision 0.02 Release Date 2015-02-11 Document number . All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and ARRIA words
More informationSERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide
SERDES Transmitter/Receiver (ALTLVDS) Megafunction User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 8.1 Document Version: 4.0 Document Date: November 2008 UG-MF9504-4.0
More informationSerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices
IP Core Design Example User Guide for Intel Arria 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start
More informationALTDQ_DQS2 Megafunction User Guide
ALTDQ_DQS2 Megafunction ALTDQ_DQS2 Megafunction 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01089-2.2 Feedback Subscribe 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE,
More informationMIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA
2015.12.23 MIPI D-PHY Solution with Passive Resistor Networks in Altera Low Cost FPGA AN-754 Subscribe Introduction to MIPI D-PHY The Mobile Industry Processor Interface (MIPI) is an industry consortium
More informationAN 690: PCI Express DMA Reference Design for Stratix V Devices
AN 690: PCI Express DMA Reference Design for Stratix V Devices an690-1.0 Subscribe The PCI Express Avalon Memory-Mapped (Avalon-MM) DMA Reference Design highlights the performance of the Avalon-MM 256-Bit
More information6. I/O Features for HardCopy IV Devices
6. I/O Features for HardCopy IV Devices March 2012 HIV51006-2.3 HIV51006-2.3 This chapter describes the I/O standards, features, termination schemes, and performance supported in HardCopy IV devices. All
More information5. Using MAX V Devices in Multi-Voltage Systems
June 2017 MV51005-2017.06.16 5. Using MAX V Devices in Multi-Voltage Systems MV51005-2017.06.16 This chapter describes how to implement Altera devices in multi-voltage systems without damaging the device
More informationErrata Sheet for Cyclone V Devices
Errata Sheet for Cyclone V Devices ES-1035-2.5 Errata Sheet Table 1. Device Issues (Part 1 of 2) This errata sheet provides information about known issues affecting Cyclone V devices. Table 1 lists the
More informationNios II Embedded Design Suite 6.1 Release Notes
December 2006, Version 6.1 Release Notes This document lists the release notes for the Nios II Embedded Design Suite (EDS) version 6.1. Table of Contents: New Features & Enhancements...2 Device & Host
More informationSystem Debugging Tools Overview
9 QII53027 Subscribe About Altera System Debugging Tools The Altera system debugging tools help you verify your FPGA designs. As your product requirements continue to increase in complexity, the time you
More informationUTOPIA Level 2 Slave MegaCore Function
UTOPIA Level 2 Slave MegaCore Function October 2005, Version 2.5.0 Release Notes These release notes for the UTOPIA Level 2 Slave MegaCore function contain the following information: System Requirements
More informationError Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide
Error Correction Code (ALTECC_ENCODER and ALTECC_DECODER) Megafunctions User Guide 11 Innovation Drive San Jose, CA 95134 www.altera.com Software Version 8. Document Version: 2. Document Date: June 28
More informationWhite Paper Low-Cost FPGA Solution for PCI Express Implementation
White Paper Introduction PCI Express is rapidly establishing itself as the successor to PCI, providing higher performance, increased flexibility, and scalability for next-generation systems, as well as
More information1. Overview for the Arria II Device Family
1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture
More informationWhite Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices
Introduction White Paper The Need for a High-Bandwidth Memory Architecture in Programmable Logic Devices One of the challenges faced by engineers designing communications equipment is that memory devices
More information9. Functional Description Example Designs
November 2012 EMI_RM_007-1.3 9. Functional Description Example Designs EMI_RM_007-1.3 This chapter describes the example designs and the traffic generator. Two independent example designs are created during
More information13. Power Management in Stratix IV Devices
February 2011 SIV51013-3.2 13. Power Management in Stratix IV Devices SIV51013-3.2 This chapter describes power management in Stratix IV devices. Stratix IV devices oer programmable power technology options
More informationIntel Cyclone 10 GX Transceiver PHY User Guide
Intel Cyclone 10 GX Transceiver PHY User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Intel Cyclone 10 GX Transceiver PHY
More informationPCI Express Compiler. System Requirements. New Features & Enhancements
April 2006, Compiler Version 2.1.0 Release Notes These release notes for the PCI Express Compiler version 2.1.0 contain the following information: System Requirements New Features & Enhancements Errata
More informationFPGAs Provide Reconfigurable DSP Solutions
FPGAs Provide Reconfigurable DSP Solutions Razak Mohammedali Product Marketing Engineer Altera Corporation DSP processors are widely used for implementing many DSP applications. Although DSP processors
More informationQDR II SRAM Board Design Guidelines
8 emi_dg_007 Subscribe The following topics provide guidelines for you to improve your system's signal integrity and layout guidelines to help successfully implement a QDR II or QDR II+ SRAM interface
More information7. External Memory Interfaces in Cyclone IV Devices
March 2016 CYIV-51007-2.6 7. External Memory Interaces in Cyclone IV Devices CYIV-51007-2.6 This chapter describes the memory interace pin support and the external memory interace eatures o Cyclone IV
More informationOTU2 I.4 FEC IP Core (IP-OTU2EFECI4Z) Data Sheet
OTU2 I.4 FEC IP Core (IP-OTU2EFECI4Z) Data Sheet Revision 0.08 Release Date 2014-03-29 Document number TD0307 . All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX
More informationConfiguration via Protocol (CvP) Implementation in Altera FPGAs User Guide
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide Subscribe UG-01101 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Configuration via Protocol (CvP) Implementation
More information4. Hot Socketing and Power-On Reset in MAX V Devices
December 2010 MV51004-1.0 4. Hot Socketing and Power-On Reset in MAX V Devices MV51004-1.0 This chapter provides information about hot-socketing specifications, power-on reset (POR) requirements, and their
More informationTable 1 shows the issues that affect the FIR Compiler v7.1.
May 2007, Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the Altera, v7.1. Errata are functional defects or errors, which may cause an Altera MegaCore function
More informationBoard Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)
Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Date: 1 December 2016 Revision:1.0 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,
More informationPOS-PHY Level 4 MegaCore Function (POSPHY4)
POS-PHY Level 4 MegaCore Function (POSPHY4) August 2001; ver. 1.00 Data Sheet Introduction Optimized for the Altera APEX TM II device architecture, the POS-PHY level 4 MegaCore function (POSPHY4) interfaces
More informationInterlaken IP Core (2nd Generation) Design Example User Guide
Interlaken IP Core (2nd Generation) Design Example User Guide UG-20051 2017.09.19 Subscribe Send Feedback Contents Contents 1 Quick Start Guide... 3 1.1 Directory Structure... 4 1.2 Design Components...
More informationPOS-PHY Level 4 POS-PHY Level 3 Bridge Reference Design
Level 4 Bridge Reference Design October 2001; ver. 1.02 Application Note 180 General Description This application note describes how the Level 4 Bridge reference design can be used to bridge packet or
More informationIntel Stratix 10 H-tile Hard IP for Ethernet Design Example User Guide
Intel Stratix 10 H-tile Hard IP for Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More informationRapidIO Physical Layer MegaCore Function
RapidIO Physical Layer MegaCore Function April 2005, MegaCore version 2.2.1 Errata Sheet Introduction This document addresses known errata and documentation changes for version 2.2.1 of the RapidIO Physical
More informationEmbedded Memory Blocks in Arria V Devices
Embedded Memory Blocks in Arria V Devices 2 AV-52002 Subscribe The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to
More informationFFT MegaCore Function User Guide
FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 11.0 Document Date: May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The
More informationIntel Stratix 10 Low Latency 40G Ethernet Design Example User Guide
Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Quick Start Guide...
More informationIntel Stratix 10 Transceiver Usage
Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Transceiver Layout... 3 1.1 L-Tile and H-Tile Overview...4 1.1.1 PLLs...4
More informationAN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Subscribe Latest document on the web: PDF HTML Contents Contents 1. Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference
More information16. Design Debugging Using In-System Sources and Probes
June 2012 QII53021-12.0.0 16. Design Debugging Using In-System Sources and Probes QII53021-12.0.0 This chapter provides detailed instructions about how to use the In-System Sources and Probes Editor and
More informationAN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design
AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Intel FPGA Triple-Speed Ethernet and On-Board
More informationLow Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide
Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function User Guide Subscribe Last updated for Quartus Prime Design Suite: 16.0 UG-01172 101 Innovation Drive San Jose, CA 95134 www.altera.com
More informationConfiguration via Protocol (CvP) Implementation in Altera FPGAs User Guide
Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide Subscribe UG-01101 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Configuration via Protocol (CvP) Implementation
More information7. External Memory Interfaces in Stratix IV Devices
February 2011 SIV51007-3.2 7. External Memory Interfaces in Stratix IV evices SIV51007-3.2 This chapter describes external memory interfaces available with the Stratix IV device family and that family
More informationAN 756: Altera GPIO to Altera PHYLite Design Implementation Guidelines
AN 756: Altera GPIO to Altera PHYLite Design Implementation Guidelines AN-756 2017.05.08 Subscribe Send Feedback Contents Contents 1...3 1.1 Implementing the Altera PHYLite Design... 3 1.1.1 Parameter
More informationImplementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices
Implementing Bus LVDS Interface in Cyclone III, Stratix III, and Stratix IV Devices November 2008, ver. 1.1 Introduction LVDS is becoming the most popular differential I/O standard for high-speed transmission
More information9. Reviewing Printed Circuit Board Schematics with the Quartus II Software
November 2012 QII52019-12.1.0 9. Reviewing Printed Circuit Board Schematics with the Quartus II Sotware QII52019-12.1.0 This chapter provides guidelines or reviewing printed circuit board (PCB) schematics
More informationDSP Builder. DSP Builder v6.1 Issues. Error When Directory Pathname is a Network UNC Path
March 2007, Version 6.1 Errata Sheet This document addresses known errata and documentation changes for DSP Builder version 6.1. Errata are functional defects or errors which may cause DSP Builder to deviate
More informationThe Automotive-Grade Device Handbook
The Automotive-Grade Device Handbook Subscribe AUT5V1 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Overview... 1-1 Altera Automotive-Grade Devices... 1-1 Altera Automotive Qualifications...
More informationRapidIO MegaCore Function
March 2007, MegaCore Function Version 3.1.0 Errata Sheet This document addresses known errata and documentation issues for the Altera RapidIO MegaCore function version 3.1.0. Errata are functional defects
More informationIntel Xeon with FPGA IP Asynchronous Core Cache Interface (CCI-P) Shim
Intel Xeon with FPGA IP Asynchronous Core Cache Interface (CCI-P) Shim AN-828 2017.10.02 Subscribe Send Feedback Contents Contents 1... 3 1.1 Conventions...3 1.2 Glossary...3 1.3 Introduction...3 1.4 Design...
More informationLow Latency 100G Ethernet Design Example User Guide
Low Latency 100G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 16.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start Guide...
More informationDSP Development Kit, Stratix II Edition
DSP Development Kit, Stratix II Edition August 2005, Development Kit version 1.1.0 Errata Sheet This document addresses known errata and documentation changes the DSP Development Kit, Stratix II Edition
More information8. High-Speed Differential I/O Interfaces and DPA in Stratix IV Devices
June 015 SIV51008-3.5 8. High-Speed Differential I/O Interfaces and DPA in Stratix IV Devices SIV51008-3.5 This chapter describes the significant advantages of the high-speed differential I/O interfaces
More informationVideo and Image Processing Suite
Video and Image Processing Suite December 2006, Version 7.0 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More information9. Cache and Tightly-Coupled Memory
9. Cache and Tightly-Coupled Memory February 2011 NII52007-10.1.0 NII52007-10.1.0 Introduction Nios II processor cores can contain instruction and data caches. This chapter discusses cache-related issues
More informationT3 Framer MegaCore Function (T3FRM)
MegaCore Function August 2001; ver. 1.02 Data Sheet Features Achieving optimum performance in the Altera APEX TM 20K device architecture, the multi-featured MegaCore Function meets your innovative design
More informationCyclone II FPGA Family
ES-030405-1.3 Errata Sheet Introduction This errata sheet provides updated information on Cyclone II devices. This document addresses known device issues and includes methods to work around the issues.
More informationSONET/SDH STS-12c/STM-4 Framer MegaCore Function (STS12CFRM)
July 2001; ver. 1.01 SONET/SDH STS-12c/STM-4 Framer MegaCore Function (STS12CFRM) Data Sheet Features Performs synchronous optical network (SONET)/synchronous digital hierarchy (SDH) framing and transport
More information