emote: A Real-time Approach to Model-based Testing of Embedded Software
|
|
|
- Caren Randall
- 5 years ago
- Views:
Transcription
1 emote: A Real-time Approach to Model-based Testing of Embedded Software Dr. Philipp Graf FZI Forschungszentrum Informatik, Karlsruhe FZI FORSCHUNGSZENTRUM INFORMATIK
2 Agenda Testing of Embedded Software: The Project emote From Unit-Testing to Model-Based Testing Hardware-support for Grey- und White-Box Testing FZI Forschungszentrum Informatik 2
3 Embedded Software Textile-integrated ECG and wearable defibrillator Innovation in Embedded Systems increasingly driven by Embedded Software Often safety relevant, updates expensive Software-QA vital, testing the most important tool FZI Forschungszentrum Informatik 3
4 The Project emote Test Model Test Cases emote run-time environment Target System Debugger Generation of test cases from a test model Test execution directly on the target microcontroller No influence on run-time behavior or target code Testing advanced properties like timing, code coverage FZI Forschungszentrum Informatik 4
5 What are the main project goals? Non-invasive testing Test-cases should not influence temporal run-time behavior of program execution. Testing of time constraints Anotate time constraints and verify them during test execution. Linking test methodology with code-coverage Information about completenes of the test strategy based on measuring code-coverage. Combining external data sources with software tests Including Hardware-in-the-Loop approaches allows mixed test of software and electronic signals FZI Forschungszentrum Informatik 5
6 Testing: Manually and Model-Based test engineer/ developer test model description/ model test case executable test case manual programming of test case modeling of test cases test model and test case generation FZI Forschungszentrum Informatik 6
7 emote Architecture test case modeling Eclipse-plugin for generating testcases from UMLspecification Eclipse: integration platform *.xmi *.xmi SUT (Source Code) *.trd emote isystem. Java.SDK Eclipse-Plugin: Run-time for test-cases visualization
8 Test-Execution in Embedded Systems: Technical Specifics Tests can be executed on development computer Plattform and periphery have to be emulated target platform (mikrocontroller, SoC, ) Integration and test-execution more complex Testing of boundary cases can be impossible Aspects Real-time Communication with periphery / external chips Often hard to bring system/software into initial state Often strongly coupled software-components (performance!) FZI Forschungszentrum Informatik 8
9 Hardware-Based Debugging-Tools Debugger Tool for finding, diagnosing and eliminating defects in software Allows run-control and inspection of program state Hardware-based tools for Embedded Systems Access via processor interfaces or emulation Trace Recording program flow and changes to data (variables, registers, ) without influencing timing Analyse recording later FZI Forschungszentrum Informatik 9
10 Using Hardware-Debuggers as Testing Tools Basic idea: Use a debugger-api for automatically running tests of embedded software FZI Forschungszentrum Informatik 10
11 Apprach for Grey-Box Testing Use run-control and read-out of variables/memory/registers 1. Bring software into defined state 2. Trigger test excution 3. Read/Reconstruct results and global variables for evaluationg tests FZI Forschungszentrum Informatik 11
12 Case Study: Headlamp / Cornering Lights FZI Forschungszentrum Informatik 12
![[0,0,0,1], rv] expect: -](/docs-images/93/114213730/images/13-2.jpg "blinktype ==")
13 Case Study: Workflow in emote - func: [doblink, [0,0,0,1], rv] expect: - blinktype == ${_blinktype} - blinkrestart == 0 isystem.connect passed/failed
14 Next Step: White-Box Test Detailed recording of events (control flow, data flow) when executing a test case (tracing) Include recorded events in test evaluation Leads to interesting scenarios: Recursive calling-sequences of (sub-)functions Considering order, point in time and parameters Following variables and input-/output-signals over time Recording and testing signal sequences Properties and performance of the embedded operating systems FZI Forschungszentrum Informatik 14
15 White-Box Test Test Execution (Calling-Sequences) test model 6 compare =? reconstructed program flow 1 generate 2 configure system - stimulation/ expected flow tracedata SUT Debugger PC 5 reconstruct 3 test execution FZI Forschungszentrum Informatik 15
16 Thank you! Dr. Philipp Graf Department Manager Embedded Systems & Sensors Engineering (ESS) FZI Forschungszentrum Informatik Haid-und-Neu-Str D Karlsruhe Tel.: Fax:
Domain model based derivation of virtual driving scenarios for vehicle simulations from in-field measurements
Domain model based derivation of virtual driving scenarios for vehicle simulations from in-field measurements Johannes Bach, FZI Research Center for Information Technology Advanced Microsystems for Automotive
Tool Qualification. Get the Most out of Development and Testing with the Maker of the Blue Box V11.01
Tool Qualification Minimize the risk of systematic faults in the developed product due to malfunctions of the software tool (introduce or fail to detect errors) The Blue Box Reference V ISO 26262-6 ISO
Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs
Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs Jürgen Schnerr 1, Oliver Bringmann 1, and Wolfgang Rosenstiel 1,2 1 FZI Forschungszentrum Informatik Haid-und-Neu-Str.
RealTime-UnitTest On Object Code Level
RealTime-UnitTest On Object Code Level The Blue Box Motivation IEC 61508 ISO 26262 DO178B/C IEC 62304 EN 5012x More and more standards highly recommend intensive testing Model based development and testing
On the Use of Context Information for Precise Measurement-Based Execution Time Estimation
On the Use of Context Information for Precise Measurement-Based Execution Time Estimation Stefan Stattelmann Florian Martin FZI Forschungszentrum Informatik Karlsruhe AbsInt Angewandte Informatik GmbH
Three General Principles of QA. COMP 4004 Fall Notes Adapted from Dr. A. Williams
Three General Principles of QA COMP 4004 Fall 2008 Notes Adapted from Dr. A. Williams Software Quality Assurance Lec2 1 Three General Principles of QA Know what you are doing. Know what you should be doing.
O B J E C T L E V E L T E S T I N G
Source level testing and O B J E C T L E V E L T E S T I N G Objectives At the end of this section, you will be able to Explain the advantages and disadvantages of both instrumented testing and object
Error Detection by Code Coverage Analysis without Instrumenting the Code
Error Detection by Code Coverage Analysis without Instrumenting the Code Erol Simsek, isystem AG Exhaustive testing to detect software errors constantly demands more time within development cycles. Software
BlueBox On-Chip Analyzers
BlueBox On-Chip Analyzers Enabling Safer Embedded Systems 2 BlueBox On-Chip Analyzers isystem Enabling Safer Embedded Systems Delivering high-quality embedded products to market is no easy task. Regardless
Test and Verification Solutions. ARM Based SOC Design and Verification
Test and Verification Solutions ARM Based SOC Design and Verification 7 July 2008 1 7 July 2008 14 March 2 Agenda System Verification Challenges ARM SoC DV Methodology ARM SoC Test bench Construction Conclusion
Virtual Hardware ECU How to Significantly Increase Your Testing Throughput!
Virtual Hardware ECU How to Significantly Increase Your Testing Throughput! Elektrobit Tech Day Jason Niatas Synopsys Inc. July 27, 2017 2017 Synopsys, Inc. 1 Agenda Automotive electronic evolution and
Constraint-based Platform Variants Specification for Early System Verification
FZI FORSCHUNGSZENTRUM INFORMATIK Constraint-based Platform Variants Specification for Early System Verification Andreas Burger 1, Alexander Viehl 1, Andreas Braun 1, Finn Haedicke 2,4, Daniel Große 2,
Functional verification on PIL mode with IAR Embedded Workbench
by Cristina Marconcini, STM CASE s.r.l. Functional verification on PIL mode with IAR Embedded Workbench The increase of complexity of embedded system components combined with time-to-market constraints
Design of an open hardware architecture for the humanoid robot ARMAR
Design of an open hardware architecture for the humanoid robot ARMAR Kristian Regenstein 1 and Rüdiger Dillmann 1,2 1 FZI Forschungszentrum Informatik, Haid und Neustraße 10-14, 76131 Karlsruhe, Germany
_ V ST STM8 Family On-Chip Emulation. Contents. Technical Notes
_ V9.12. 225 Technical Notes ST STM8 Family On-Chip Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document assumes knowledge
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers FS2512 DDR4 SO-DIMM Interposer Key Features Quick and easy connection between the 260 pin DDR4 SODIMM memory bus connector and the U4164A Keysight
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers
DDR4 SO-DIMM Interposer For use with Keysight Logic Analyzers FS2512 DDR4 SO-DIMM Interposer Key Features Quick and easy connection between the 260 pin DDR4 SODIMM memory bus connector and the U4154A/B
BlueBox IOM Accessories
BlueBox IOM Accessories Enabling Safer Embedded Systems 2 BlueBox On-Chip Analyzers isystem Enabling Safer Embedded Systems Delivering high-quality embedded products to market is no easy task. Regardless
Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics
Optimizing Emulator Utilization by Russ Klein, Program Director, Mentor Graphics INTRODUCTION Emulators, like Mentor Graphics Veloce, are able to run designs in RTL orders of magnitude faster than logic
Embedded automotive applications are just a few clicks away. Philippe NOEL - STMicroelectronics
Embedded automotive applications are just a few clicks away Philippe NOEL - STMicroelectronics Agenda 2 Presentation Time Speaker 13:30 SPC5Studio overview Philippe NOEL Basic application configuration
.getmore - The Test Case Generator
.getmore - The Test Case Generator Eclipse Testing Day 2010 Darmstadt, 08.09.2010 Florian Prester sepp.med gmbh Agenda Introduction What is sepp.med? What is MBT?.mzT model centric testing A best-practice
CERTIFIED. Faster & Cheaper Testing. Develop standards compliant C & C++ faster and cheaper, with Cantata automated unit & integration testing.
CERTIFIED Faster & Cheaper Testing Develop standards compliant C & C++ faster and cheaper, with Cantata automated unit & integration testing. Why Industry leaders use Cantata Cut the cost of standards
Monitoring Executions on Reconfigurable Hardware at Model Level
Monitoring Executions on Reconfigurable Hardware at Model Level Tobias Schwalb 1, Philipp Graf 2, and Klaus D. Müller-Glaser 1 1 Karlsruhe Institute of Technology, Institute for Information Processing
Introduction To Software Testing. Brian Nielsen. Center of Embedded Software Systems Aalborg University, Denmark CSS
Introduction To Software Testing Brian Nielsen bnielsen@cs.aau.dk Center of Embedded Software Systems Aalborg University, Denmark CSS 1010111011010101 1011010101110111 What is testing? Testing Testing:
Practical Model-based Testing With Papyrus and RT-Tester
Practical Model-based Testing With Papyrus and RT-Tester Jan Peleska and Wen-ling Huang University of Bremen Verified Systems International GmbH Fourth Halmstad Summer School on Testing, 2014-06-11 Acknowledgements.
So you think developing an SoC needs to be complex or expensive? Think again
So you think developing an SoC needs to be complex or expensive? Think again Phil Burr Senior product marketing manager CPU Group NMI - Silicon to Systems: Easy Access ASIC 23 November 2016 Innovation
ECE 587 Hardware/Software Co-Design Lecture 11 Verification I
ECE 587 Hardware/Software Co-Design Spring 2018 1/23 ECE 587 Hardware/Software Co-Design Lecture 11 Verification I Professor Jia Wang Department of Electrical and Computer Engineering Illinois Institute
Trace-Based Context-Sensitive Timing Simulation Considering Execution Path Variations
FZI FORSCHUNGSZENTRUM INFORMATIK Trace-Based Context-Sensitive Timing Simulation Considering Execution Path Variations Sebastian Ottlik, Jan Micha Borrmann, Sadik Asbach, Alexander Viehl, Wolfgang Rosenstiel,
Dynamic program analysis
Dynamic program analysis Pierre.Girard@gemalto.com RE-TRUST workshop Meudon, March 19, 2009 Mission of the day Give an overview of tools and procedures for dynamic software analysis in an industrial security
Learning outcomes. Systems Engineering. Debugging Process. Debugging Process. Review
Systems Engineering Lecture 9 System Verification II Dr. Joanna Bryson Dr. Leon Watts University of Bath Department of Computer Science 1 Learning outcomes After both lectures and doing the reading, you
Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy
Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy Sivakumar Vijayakumar Keysight Technologies Singapore Abstract With complexities of PCB design scaling and
A Model-Transformers Architecture for Web Applications
A -Transformers Architecture for Web Applications Alexey Valikov, Alexei Akhounov and Andreas Schmidt Forschungszentrum Informatik Haid-und-Neu Str. 10-14 76131 Karlsruhe, Germany {valikov, akhounov, aschmidt}@fzi.de
An Introduction to e 2 studio
An Introduction to e 2 studio Axel Wolf, Tools Marketing Manager Class ID: 3C15B Renesas Electronics America Inc. Axel Wolf Product Marketing for Development Tools REA Marketing Unit, MCU Products Based
Software Development Fundamentals (SDF)
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 Software Development Fundamentals (SDF) Fluency in the process of software development is a prerequisite to the study of most
ZAP Cross Debuggers for Motorola Microcontrollers
ZAP Cross Debuggers for Motorola Microcontrollers ZAP is a family of full-featured C and assembly language source-level debuggers designed to give Motorola embedded microcontroller developers a consistent
Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations
FZI Forschungszentrum Informatik at the University of Karlsruhe Fast and Accurate Source-Level Simulation Considering Target-Specific Compiler Optimizations Oliver Bringmann 1 RESEARCH ON YOUR BEHALF Outline
ZAP Cross Debuggers for STMicroelectronics Microcontrollers
ZAP Cross Debuggers for STMicroelectronics Microcontrollers ZAP is a family of full-featured C and assembly language source-level debuggers designed to give STMicroelectronics embedded microcontroller
Profiling and Debugging OpenCL Applications with ARM Development Tools. October 2014
Profiling and Debugging OpenCL Applications with ARM Development Tools October 2014 1 Agenda 1. Introduction to GPU Compute 2. ARM Development Solutions 3. Mali GPU Architecture 4. Using ARM DS-5 Streamline
Webinar: Test Data & Test Automation - A Blend of an Effective Test Coverage WEBINAR
Webinar: Test Data & Test Automation - A Blend of an Effective Test Coverage WEBINAR Test Data & Test Automation - A Blend of an Effective Test Coverage Date: 27 th March, 2018 Time: 12:00 PM 12:45 PM
Instruction Set Emulation for Rapid Prototyping of SoCs
Instruction Set Emulation for Rapid Prototyping of SoCs Jürgen Schnerr 1, Gunter Haug 1 and Wolfgang Rosenstiel 1,2 1 FZI Forschungszentrum Informatik Haid-und-Neu-Str. 10 14 76131 Karlsruhe, Germany {jschnerr,
Software Verification for Low Power, Safety Critical Systems
Software Verification for Low Power, Safety Critical Systems 29 Nov 2016, Simon Davidmann info@imperas.com, Imperas Software Ltd. Page 1 Software Verification for Low Power, Safety Critical Systems Page
2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 신호처리응용을위한 Model Based Design Workflow 이웅재부장 2015 The MathWorks, Inc. 2 CASE: Software in Signal Processing Application (Medical) Medical devices are increasingly driven by complex
DATA PRIVACY STATEMENT FOR THE INTERNET ROUTE PLANNING SERVICE
DATA PRIVACY STATEMENT DATA PRIVACY STATEMENT FOR THE INTERNET ROUTE PLANNING SERVICE Karlsruhe, 12/10/2017 Data Privacy Statement PTV AG Okt/17 Page 2/6 Contents Contents 1 Registration data... 4 2 Use
White Paper: Non-Intrusive Board Bring-Up: Software tools ensure fast prototype bring-up
White Paper: Non-Intrusive Board Bring-Up: Software tools ensure fast prototype bring-up By Alan Sguigna Vice President, Sales and Marketing ASSET InterTech ASSET InterTech, Inc. 2201 N. Central Expressway,
Integration Testing. Conrad Hughes School of Informatics. Slides thanks to Stuart Anderson
Integration Testing Conrad Hughes School of Informatics Slides thanks to Stuart Anderson 19 February 2010 Software Testing: Lecture 10 1 Unit Test vs Integration Testing 1 The ideal in unit testing is
Semantics for Optimization of the Livestock Farming
Adaptive Agricultural Processes via Open Interfaces and Linked Services Semantics for Optimization of the Livestock Farming Dr. Dana Tomic FTW Forschungszentrum Telekommunikation Wien, Austria Challenges
ASIC world. Start Specification Design Verification Layout Validation Finish
AMS Verification Agenda ASIC world ASIC Industrial Facts Why Verification? Verification Overview Functional Verification Formal Verification Analog Verification Mixed-Signal Verification DFT Verification
High Reliability Systems. Lloyd Moore, President
High Reliability Systems Lloyd Moore, President Lloyd@CyberData-Robotics.com www.cyberdata-robotics.com Overview Appropriate Use of This Presentation Causes of Failures Watchdogs Memory Techniques Safer
Introduction to Problem Solving and Programming in Python.
Introduction to Problem Solving and Programming in Python http://cis-linux1.temple.edu/~tuf80213/courses/temple/cis1051/ Overview Types of errors Testing methods Debugging in Python 2 Errors An error in
Introduction to Embedded Systems
Introduction to Embedded Systems Minsoo Ryu Hanyang University Outline 1. Definition of embedded systems 2. History and applications 3. Characteristics of embedded systems Purposes and constraints User
Keil uvision development story (Adapted from (Valvano, 2014a))
Introduction uvision has powerful tools for debugging and developing C and Assembly code. For debugging a code, one can either simulate it on the IDE s simulator or execute the code directly on ta Keil
Nexus Instrumentation architectures and the new Debug Specification
Nexus 5001 - Instrumentation architectures and the new Debug Specification Neal Stollon, HDL Dynamics Chairman, Nexus 5001 Forum neals@hdldynamics.com nstollon@nexus5001.org HDL Dynamics SoC Solutions
Smart Web Services for Big Spatio-Temporal Data in Geographical Information Systems
Smart Web Services for Big Spatio-Temporal Data in Geographical Information Systems Matthias Frank, Stefan Zander FZI Forschungszentrum Informatik, Information Process Engineering, Haid-und-Neu-Str. 10-14,
Infineon DAP Active Probe
Infineon DAP Active Probe User Manual V1.4 This document and all documents accompanying it are copyrighted by isystem and all rights are reserved. Duplication of these documents is allowed for personal
Appendix: How to get OBST / tclobst. References
development effort for applications and by opening the way to functionality already available as Tcl extensions, most notably Tk and related s. With tcl the full power of is provided for convenient and
Software Design Challenges for heterogenic SOC's
Software Design Challenges for heterogenic SOC's René Janssen, Product manager Logic Technology 1 Agenda 1. Advantages of heterogenous devices 2. How to manage inter-processor communication 3. Example
Bolero Nexus Emulation Adapter 208BGA 100TQ
_ V1.5 Adapters Bolero Nexus Emulation Adapter 208BGA 100TQ Ordering code IA208BGA100TQ-5607B Supported microcontrollers: Freescale MPC5605B, MPC5605BK, MPC5606BK ST equivalent devices (SPC560B54, SPC560B60)
Integration Testing. Unit Test vs Integration Testing 1. Unit Testing vs Integration Testing 2. Unit testing: isolation, stub/mock objects
Unit Test vs Testing 1 Testing Conrad Hughes School of Informatics Slides thanks to Stuart Anderson The ideal in unit testing is to isolate a single code unit and test it against its behavioural specification.
Manual Testing. Software Development Life Cycle. Verification. Mobile Testing
10 Weeks (Weekday Batches) or 12 Weekends (Weekend batches) To become a Professional Software Tester To enable the students to become Employable Manual Testing Fundamental of Testing What is software testing?
automatisiertensoftwaretests
FunktionaleSicherheitmit automatisiertensoftwaretests SOFTWARE CONSIDERATIONS IN AIRBORNE SYSTEMS AND EQUIPMENT CERTIFICAION RTCA DO-178B RTCA Dynamisch& Statisch 0 Agenda Übersicht über Sicherheitsstandards
Mixed Signal Verification Transistor to SoC
Mixed Signal Verification Transistor to SoC Martin Vlach Chief Technologist AMS July 2014 Agenda AMS Verification Landscape Verification vs. Design Issues in AMS Verification Modeling Summary 2 AMS VERIFICATION
_ V Renesas R8C In-Circuit Emulation. Contents. Technical Notes
_ V9.12. 225 Technical Notes Renesas R8C In-Circuit Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document assumes knowledge
SystemVerilog Assertions in the Design Process 213
SystemVerilog Assertions in the Design Process 213 6.6 RTL Design Assertions, generated during the architectural planning phases, greatly facilitate the writing of the RTL implementation because they help
DDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers
DDR3 DIMM 2133 Interposer For use with Agilent Logic Analyzers DDR3 2133 MT/s bus analysis Supports Agilent 16900-series and U4154A logic analyzers Includes protocol-decode software, probe configuration
Benefits of Collecting Code Coverage Metrics during HIL/ECU Testing
Benefits of Collecting Code Coverage Metrics during HIL/ECU Testing Jeffrey Fortin Product Manager VectorCAST V0.1 2018-10-30 Agenda 1. How VectorCAST fits into HIL/ECU Testing 2. Demo 3. Questions and
SYSTEM 8 Advanced Test Module
Board Tests in Production Maintenance & Repair Functional In-Circuit Testing Functional Board Level Testing SYSTEM 8 Advanced Test Module The Advanced Test Module (ATM) is a solution that offers high test
Dr. Yassine Hariri CMC Microsystems
Dr. Yassine Hariri Hariri@cmc.ca CMC Microsystems 03-26-2013 Agenda MCES Workshop Agenda and Topics Canada s National Design Network and CMC Microsystems Processor Eras: Background and History Single core
Memory & Thread Debugger
Memory & Thread Debugger Here is What Will Be Covered Overview Memory/Thread analysis New Features Deep dive into debugger integrations Demo Call to action Intel Confidential 2 Analysis Tools for Diagnosis
EFFICIENT INTEGRATION OF SEMANTIC TECHNOLOGIES FOR PROFESSIONAL IMAGE ANNOTATION AND SEARCH
EFFICIENT INTEGRATION OF SEMANTIC TECHNOLOGIES FOR PROFESSIONAL IMAGE ANNOTATION AND SEARCH Andreas Walter FZI Forschungszentrum Informatik, Haid-und-Neu-Straße 10-14, 76131 Karlsruhe, Germany, awalter@fzi.de
Energy Testing and Optimization of Mobile Applications
Fakultät Informatik Institut für Software- und Multimediatechnik - Lehrstuhl für Softwaretechnologie Energy Testing and Optimization of Mobile Applications Eclipse Testing Day 2013 Claas Wilke 25.09.2013
ClearSpeed Visual Profiler
ClearSpeed Visual Profiler Copyright 2007 ClearSpeed Technology plc. All rights reserved. 12 November 2007 www.clearspeed.com 1 Profiling Application Code Why use a profiler? Program analysis tools are
IN-CIRCUIT DEBUG (ICD) USER GUIDE
April 2003 IN-CIRCUIT DEBUG (ICD) USER GUIDE The Western Design Center, Inc., 2002 WDC TABLE OF CONTENTS 1. Introduction...3 2. Debug Port...4 3. The ICD Registers...4 4. ICDCTRL Register Bit Definitions...5
Reasons for System Simulation with CANoe J1939 Version /06/04 Application Note AN-ION
Version 1.1 04/06/04 Application Note AN-ION-1-3400 Author(s) Restrictions Abstract Jürgen Klüser None This Application Note discusses advantages of Communication System Modelling and Simulation by using
Installation and Quick Start of isystem s winidea Open in DAVE. Tutorial Version 1.0, May, 2014
Installation and Quick Start of isystem s winidea Open in DAVE Tutorial Version.0, May, 0 About winidea Open isysytem provides a free version of its debugger IDE called winidea Open; it can use the Segger
An Introduction to Komodo
An Introduction to Komodo The Komodo debugger and simulator is the low-level debugger used in the Digital Systems Laboratory. Like all debuggers, Komodo allows you to run your programs under controlled
ARM HSSTP Active Probe
ARM HSSTP Active Probe User Manual V1.6 This document and all documents accompanying it are copyrighted by isystem AG and all rights are reserved. Duplication of these documents is allowed for personal
EE434 ASIC & Digital Systems Testing
EE434 ASIC & Digital Systems Testing Spring 2015 Dae Hyun Kim daehyun@eecs.wsu.edu 1 Introduction VLSI realization process Verification and test Ideal and real tests Costs of testing Roles of testing A
Application debugging USB Bus utilization graph
Enabling Global Connectivity Computer Access Technology Corporation Tel: (408) 727-6600, Fax: (408) 727-6622 www.catc.com Application debugging USB Bus utilization graph Application Note Introduction The
TRACE32. Product Overview
TRACE32 Product Overview Preprocessor Product Portfolio Lauterbach is the world s leading manufacturer of complete, modular microprocessor development tools with 35 years experience in the field of embedded
Achieving Digital Transformation: FOUR MUST-HAVES FOR A MODERN VIRTUALIZATION PLATFORM WHITE PAPER
Achieving Digital Transformation: FOUR MUST-HAVES FOR A MODERN VIRTUALIZATION PLATFORM WHITE PAPER Table of Contents The Digital Transformation 3 Four Must-Haves for a Modern Virtualization Platform 3
Test Architect A Key Role defined by Siemens
Test Architect A Key Role defined by Siemens Siemens Munich, Germany January 30 February 3, 2017 http://www.oop-konferenz.de Agenda Why do we need a Test Architect? What are the responsibilities and tasks
DOMAIN TECHNOLOGIES INC. Users Guide Version 2.0 SB-USB2. Emulator
INC. Users Guide Version 2.0 SB-USB2 Emulator Table of Contents 1 INTRODUCTION... 3 1.1 Features... 3 1.2 Package Contents... 4 1.3 Related Components... 4 2 INSTALLATION... 4 3 INTEGRATION WITH LSI LOGIC
A PRACTICAL GUIDE TO COMBINING ICT & BOUNDARY SCAN TESTING
A PRACTICAL GUIDE TO COMBINING ICT & BOUNDARY SCAN TESTING Alan Albee GenRad, Inc. Abstract This paper focuses on the practical aspects of combining boundary scan testing with traditional In-Circuit Test.
Implementing debug. and trace access. through functional I/O. Alvin Yang Staff FAE. Arm Tech Symposia Arm Limited
Implementing debug and trace access through functional I/O Alvin Yang Staff FAE Arm Tech Symposia 2017 Agenda Debug and trace access limitations A new approach Protocol based Bare metal vs mission mode
Strato and Strato OS. Justin Zhang Senior Applications Engineering Manager. Your new weapon for verification challenge. Nov 2017
Strato and Strato OS Your new weapon for verification challenge Justin Zhang Senior Applications Engineering Manager Nov 2017 Emulation Market Evolution Emulation moved to Virtualization with Veloce2 Data
Software Testing Interview Question and Answer
Software Testing Interview Question and Answer What is Software Testing? A process of analyzing a software item to detect the differences between existing and required conditions (i.e., defects) and to
Mind Q Systems Private Limited
Software Testing Tools Introduction Introduction to software Testing Software Development Process Project Vs Product Objectives of Testing Testing Principals Software Development Life Cycle SDLC SDLC Models
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools
EEM870 Embedded System and Experiment Lecture 4: SoC Design Flow and Tools Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw March 2013 Agenda Introduction
Speed up Emulation Debugging using Whitebox Assertions
Speed up Emulation Debugging using Whitebox Assertions Ricky Wang ricky@atrenta.com This presentation may contain forward-looking statements regarding product development. Information or statements contained
Underground HV Cable Research- Health Index for HV solid cables
Underground HV Cable Research- Health Index for HV solid cables Maxi Faridi Innovation Engineer, UK Power Networks maxi.faridi@ukpowernetworks.co.uk Dawn O Brien Principal Consultant, EA Technology dawn.o
Achieving Right Automation Balance in Agile Projects
Achieving Right Automation Balance in Agile Projects Vijayagopal Narayanan Vijayagopal.n@cognizant.com Abstract When is testing complete and How much testing is sufficient is a fundamental questions that
Basic Requirements for an Efficient Inter-Framework-Communication *
13 Basic Requirements for an Efficient Inter-Framework-Communication * Arno Kunzmann Ralf Seepold Forschungszentrum Informatik, FZI Systementwurf in dec Mikroelektronik (Prof. W. Rosenstiel) Haid-und-Neu-StraBe
Simulation-based Test Management and Automation Sang-Ho Yoon Senior Application Engineer
1 Simulation-based Test Management and Automation Sang-Ho Yoon Senior Application Engineer 2016 The MathWorks, Inc. 2 Today s Agenda Verification Activities in MBD Simulation-Based Test Manage and Automate
Bolero3M Nexus Emulation Adapter 256BGA 176TQ
_ V1.4 Adapters Bolero3M Nexus Emulation Adapter 256BGA 176TQ Ordering code IA256BGA176TQ-5646C Supported microcontrollers: Freescale MPC5644B, MPC5644C, MPC5645B, MPC5645C, MPC5646B and MPC5646C ST equivalent
Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation
Safety and Reliability of Software-Controlled Systems Part 14: Fault mitigation Prof. Dr.-Ing. Stefan Kowalewski Chair Informatik 11, Embedded Software Laboratory RWTH Aachen University Summer Semester
A High-Level Language and Compiler to Configure the Multi-Core Debug Solution
Department of Computer Science pls Programmierbare Logik & Systeme GmbH A High-Level Language and Compiler to Configure the Multi-Core Debug Solution Jens Braunes pls Development Tools Rainer G. Spallek
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator
SoC Systeme ultra-schnell entwickeln mit Vivado und Visual System Integrator FPGA Kongress München 2017 Martin Heimlicher Enclustra GmbH Agenda 2 What is Visual System Integrator? Introduction Platform
embos Real-Time Operating System embos plug-in for IAR C-Spy Debugger Document: UM01025 Software Version: 3.0 Revision: 0 Date: September 18, 2017
embos Real-Time Operating System embos plug-in for IAR C-Spy Debugger Document: UM01025 Software Version: 3.0 Revision: 0 Date: September 18, 2017 A product of SEGGER Microcontroller GmbH & Co. KG www.segger.com
embos Real-Time Operating System embos plug-in for IAR C-Spy Debugger Document: UM01025 Software Version: 3.1 Revision: 0 Date: May 3, 2018
embos Real-Time Operating System Document: UM01025 Software Version: 3.1 Revision: 0 Date: May 3, 2018 A product of SEGGER Microcontroller GmbH www.segger.com 2 Disclaimer Specifications written in this
On-Chip Design Verification with Xilinx FPGAs
On-Chip Design Verification with Xilinx FPGAs Application Note 1456 Xilinx Virtex-II Pro devices have redefined FPGAs. The Virtex-II Pro brings with it not only a denser and faster FPGA, but an IBM PPC