Testing and Verification
|
|
- Elisabeth Morton
- 5 years ago
- Views:
Transcription
1 Final Review Brussels, December 12th, 2008 Achievements and Perspectives : Testing and Verification Cluster leader : Kim Guldstrand Larsen CISS, Aalborg University, DENMARK
2 Core Partners of the Cluster CISS, Aalborg University (real-time verification and testing, controller synthesis, security) EPFL (models and tools for quantitative aspects of embedded systems) CFV / Centre Fédéré de Verification (model checking and robustness of hybrid and real-time systems) INRIA / Rennes (symbolic testing, security, controller synthesis) LSV / CNRS (model checking, security protocols and logics) OFFIS, Oldenborg (UML-based verification and testing) University of Twente (verification and testing of hybrid and stochastic systems, security) Uppsala University (real-time verification, testing and schedulability) Verimag (real-time verification and testing, security protocols analysis) Affiliated partners: 5 industrial 6 academic
3 Cluster Activities JPRA-Cluster Integration Quantitative Testing and Verification (Ed Brinksma) JPIA-Platform: Testing and Verification Platform (Kim G. Larsen) JPRA-Cluster Integration Verification of Security Properties
4 Vision & Long Term Goals 30-70% of production time is currently spend on elaborate, ad-hoc testing Gap between industrial practice and academic stateof-the-art Time-to-market may be shortened considerable by verification and performance analyses of early design models Models must deal with quantitative information (realtime, memory, bandwidth, energy). ARTIST2 Model Network of Excellence on Embedded Systems Design Year1 Review -- Grenoble, October 3rd-4th, 2005 Verification and Testing /* Wait for events */ void /* Wait OS_Wait(void); for events */ void OS_Wait(void); /* Operating system visualstate process. Mimics a OS process for a * /* visualstate Operating system system. visualstate In this implementation process. Mimics this a is OS the process mainloop for a * * interfacing visualstate to system. the visualstate In this implementation basic API. */ this is the mainloop void * interfacing OS_VS_Process(void); to the visualstate basic API. */ void OS_VS_Process(void); /* Define completion code variable. */ unsigned /* Define char completion cc; code variable. */ unsigned char cc; void HandleError(unsigned char ccarg) { void HandleError(unsigned char ccarg) { printf("error code %c detected, exiting application.\n", ccarg); exit(ccarg); printf("error code %c detected, exiting application.\n", ccarg); } exit(ccarg); } /* In d-241 we only use the OS_Wait call. It is used to simulate a * /* system. In d-241 It we purpose only use is to the generate OS_Wait events. call. It How is this used is to done simulate is up a to * * you. system. It purpose is to generate events. How this is done is up to */ * you. void */ OS_Wait(void) { void OS_Wait(void) { /* Ignore the parameters; just retrieve events from the keyboard and * /* put Ignore them the into parameters; the queue. just When retrieve EVENT_UNDEFINED events from is read the from keyboard the and * * keyboard, put them return into the to queue. the calling When EVENT_UNDEFINED process. */ is read from the SEM_EVENT_TYPE * keyboard, event; return to the calling process. */ int SEM_EVENT_TYPE num; event; int num; Code Φ ΦΦΦ Req Running System
5 Vision & Long Term Goals Improve current industrial practice for validating embedded systems applications by continuous dissemination and improvement of existing powerful testing and verification techniques and tools. Effort on making state-of-the-art verification and testing technology visible and easily accessible for industry with long term vision of integration in tool chains applied in industry.
6 Quantitative Testing and Verification: High Level Objectives Y4 controller synthesis, robustness and implementability property-preserving code generation, generic frameworks using abstraction and compositionality combinations of testing and verification techniques. optimal scheduling, monitoring and fault diagnosis, analysis of hybrid models, stochastic and timed models
7 Testing and Verification Platform High Level Objectives Y4 continued improvement related to the individual tools dissemination as well as application on industrial case studies ( high performance tools server (64 bit architecture and distributed implementation, common web-interface)
8 State of Integration in Europe Extensive collaboration between partners of the cluster Extensive collaboration with leading research teams outside Europe. Extensive interaction with other communities National Centers and projects CISS, ESI,.. CREDO, DaNES, DOTS, Testec, SAVE++,.. New FP7/ARTEMIS/ESF Projects ARTIST Design (Modeling and Validation) QUASIMODO (STREP) MULTIFORM (STREP) COMBEST (STREP) GASICS CESAR ARTIST2 Network of Excellence on Embedded Systems Design Year1 Review -- Grenoble, October 3rd-4th, 2005 Testing and Verification in Europe Birmingham Uppsala Chalmers Royal Holloway CISS MicroSoft Research Aalborg Oxford Tampere CWI Twente Helsinki ESI Nijmegen Oldenborg Eindhoven AVACS Namur OFFIS Verisoft CFV Liege Brussels Aachen Bonn Mons Saarlandes LSV LIAFA Verimag INRIA Rhone-Alpes Brno Lausanne Trento IRCCyn 18 Exchange INRIA/Rennes 22 visits Visits Microsoft Research NASA Ames Kestrel Technologies Weizmann Haifa Rice, Texas Kansas Cadence Hebrew University Bangalore TCS
9 Building Excellence 98 publications Y4 (ARTIST2 total: 299) 19 joint publications Y4 (ARTIST2 total: 62) High level of dissemination through PhD schools and industrial seminars (>30 keynote presentations) Strong impact on a number of important international conferences (CAV, TACAS, FORMATS, EMSOFT, CONCUR, ETAPS, HSCC,..) ARTIST2 PhD schools (Autrans, Shanghai) Y1 Y2 Y3 Y4 Pub Joint Transfer to industry through long-term collaboration performed by individual partners. National centers and laboratories.
10 Building Excellence Workshops organized INFINITY08 TIME 08 PDMC 08 Dagstuhl Seminar on Distributed and GRID computing RTSS 08 Track on Design and Verification FIT 08 NWPT 08 MOVEP CAV 09 TURING AWARD 2007 Ed Clarke, Allen Emerson, Joseph Sifakis Grand Officier de l'ordre national du Merite
11 Overall Assessment at the end of the NoE Quantitative Testing and Verification Verification for new quantitative models (priced TA, probabilistic TA, priced HA, stochastic games,..) CEGAR for quantitative models (timed, hybrid, stochastic,..) Compositional Verification Frameworks Controller Synthesis (1-clock PTA, budget constraints, Part. Obs., ATL) Generation of predictable code not pursued
12 Overall Assessment at the end of the NoE Testing and Verification Platform Individual tools mature, with industrial applications (AMT, BIP, DeVINE,SPIN,TIMES, UPPAAL,..) High-performance Verification Server has been achieved. Joint infra-structure for European Verification Grid not pursued.
13 Overall Assessment at the end of the NoE Extensive list of publications, invited and keynote lectures, etc witnesses true excellence within the area. Substantial effort has been put by individual partners in dissemination to research and industry. A large number of new collaborative projects has been initiated.
14 Highlight 1: A Safety Critical System
15 Hardware JOP (Java Optimized Processor) Native execution of Java Bytecode Bytecode implemented in Microcode Avoid unpredictable data-cache Time predictable Developed new method and stack cache Implemented in FPGA
16 FPGA Java Optimizing Processor Martin Schöberl University of Tech., Vienna
17 SARTS Safety Critical Java public static void main(string[] args) { new SporadicPushMotor( new SporadicParameters(4, 4000, 60), 0); new SporadicPushMotor( private void handlebrick() { new SporadicParameters(2, Sensors.synchronizedReadSensors(); private void handlebrick() 4000, 60), { 1); input private = (Sensors.getBufferedSensor(0) void handlebrick() { + Sensors PeriodicMotorSpooler motorspooler intsensors.synchronizedreadsensors(); input private = (Sensors.getBufferedSensor(0) =.getbufferedsensor(1)) void handlebrick() { >> 1; + Sensors int input new PeriodicMotorSpooler( Sensors.synchronizedReadSensors(); = (Sensors.getBufferedSensor(0).getBufferedSensor(1)) >> 1; + Sensors if (awaitingbrick) int input private = {(Sensors.getBufferedSensor(0).getBufferedSensor(1)) void handlebrick() { >> 1; + Sensors new PeriodicParameters(4000)); if (awaitingbrick) Sensors.synchronizedReadSensors(); if (input {.getbufferedsensor(1)) > lastread) { >> 1; if (awaitingbrick) int input if private (input = {(Sensors.getBufferedSensor(0) > void lastread) handlebrick() { = input; { + Sensors new PeriodicReadSensor( if (awaitingbrick) } else Sensors.synchronizedReadSensors(); if if (input ((lastread {.getbufferedsensor(1)) > lastread) - input) { = >= input; TRESHOLD) >> 1; { new PeriodicParameters(2000), } int else input motorspooler); if (input ((lastread = (Sensors.getBufferedSensor(0) awaitingbrick > lastread) - input) = { >= input; false; TRESHOLD) + { Sensors if (awaitingbrick) } else if ((lastread if (lastread { awaitingbrick.getbufferedsensor(1)) lastread - input) > BRICK_DETECTED) >= = false; input; TRESHOLD) >> 1; { { brickfound(lastread); RealtimeSystem.start(); } else if if (input ((lastread if (lastread awaitingbrick > lastread) - input) > BRICK_DETECTED) { = >= false; TRESHOLD) { if (awaitingbrick) } if (lastread { awaitingbrick lastread > brickfound(lastread); BRICK_DETECTED) = input; false; { } } } else } if if (input ((lastread if (lastread > lastread) - input) brickfound(lastread); > BRICK_DETECTED) { >= TRESHOLD) { { } } awaitingbrick lastread brickfound(lastread); = input; false; } } else } if ((lastread if (lastread - input) > BRICK_DETECTED) >= TRESHOLD) { { } awaitingbrick brickfound(lastread); = false; TASKS } if (lastread > BRICK_DETECTED) { } brickfound(lastread); } } METHODS
18 Byte code Timed Automata protected boolean run() if i<5 { } else { } i = i + 4; i = i * 4; return true; Data abstracted } Timing = WCET from microcode
19 SARTS to Timed Automata Detection of Deadline Violation Integrated SARTS w ECLIPSE Visualize WCET in ECLIPSE 18 methods + 4 tasks = 76 components
20 Highlight 2: Plastic Injection Molding Machine Robust and optimal control Tool Chain Synthesis: UPPAAL TIGA Verification: PHAVer Performance: SIMULINK 40% improvement of existing solutions..
21 Oil Pump Control Problem R1: stay within safe interval [ 5, 25 ] R2: minimize average/overall oil volume
22 25 l Time: 0 Vol: 10 Rate: 0 5 l
23 25 l Time: 1 Vol: 10 Rate: 0 5 l
24 25 l Time: 2 Vol: 10 Rate: l
25 25 l Time: 3 Vol: 8.8 Rate: l
26 25 l Time: 4 Vol: 9.8 Rate: l
27 25 l Time: 5 Vol: 12 Rate: 0 5 l
28 25 l Time: 6 Vol: 12 Rate: 0 5 l
29 25 l Time: 7 Vol: 12 Rate: 0 5 l
30 25 l Time: 8 Vol: 12 Rate: l
31 25 l Time: 9 Vol: 10.8 Rate: l
32 25 l Time: 10 Vol: 9.6 Rate: l
33 25 l Time: 10 Vol: 9.6 Rate: l
34 25 l Time: 11 Vol: 9.3 Rate: l
35 25 l Time: 12 Vol: 9.3 Rate: l
36 25 l Time: 13 Vol: 11.5 Rate: l
37 25 l Time: 14 Vol: 13.7 Rate: l
38 25 l Time: 15 Vol: 14.2 Rate: l
39 25 l Time: 16 Vol: 12.5 Rate: l
40 25 l Time: 17 Vol: 12.0 Rate: l
41 25 l Time: 18 Vol: 11.5 Rate: 0 5 l
42 25 l Time: 19 Vol: 11.5 Rate: 0 5 l
43 25 l Time: 20 Vol: 11.5 Rate: 0 5 l
44 Tool Chain Synthesis TIGA Performance Evaluation SIMULINK Guaranteed Correctness Robustness with 40% improvement Verification PHAVER
45 To be continued in To be continued in ARTIST ARTIST DESIGN DESIGN (Modeling & Validation) (Modeling Validation) Quasimodo Quasimodo Multiform Multiform Gasics Gasics DaNES DaNES DOTS DOTS....!!
46 Verification Using PHAVER Bang-Bang safe and robust HyDAC optimized possibly unsafe under fluctuation
47 Uniform distribution in [-0.1,+0.1] Performance SIMULINK Cycle UPPAAL Tiga strategy in m-format
48 Results
49 HSCC09: Franck Cassez, Jan J Jessen, Kim G. Larsen, Jean-Francois Raskin, Pierre-Alain Reynier Results Guaranteed Correctness Robustness with 40% improvement in performance
Quantitative. Kim G. Larsen DENMARK
Quantitative Verification i and Synthesis, of Embedded Systemss Kim G. Larsen CISS Aalborg University DENMARK Embedded Systems sensors Plant Controller Program Continuous actuators Discrete Eg.: Realtime
More informationPriced Timed Automata and Timed Games. Kim G. Larsen Aalborg University, DENMARK
Priced Timed Automata and Timed Games Kim G. Larsen Aalborg University, DENMARK Scheduling Priced Timed Automata and Synthesis Timed Games Kim G. Larsen Aalborg University, DENMARK Overview Timed Automata
More informationModel-based GUI testing using Uppaal at NOVO Nordisk
Model-based GUI testing using Uppaal at NOVO Nordisk Ulrik H. Hjort 2, Jacob Illum 1, Kim G. Larsen 1, Michael A. Petersen 2, and Arne Skou 1 1 Department of Computer Science, Aalborg University, Denmark
More informationIST ARTIST2 Network of Excellence on Embedded Systems Design. JPRA-NoE Integration Quantitative Testing and Verification
IST-004527 ARTIST2 Network of Excellence on Embedded Systems Design Activity Progress Report for Year 4 JPRA-NoE Integration Quantitative Testing and Verification Clusters: Testing and Verification Activity
More informationTAPAS. Tests and Proofs and Synthesis. Kim G Larsen Aalborg University, DENMARK
TAPAS Tests and Proofs and Synthesis Kim G Larsen Aalborg University, DENMARK TAPAS From Testing and Verification to Performance Analysis and Synthesis of Cyber-Physical Systems Kim G Larsen Aalborg University,
More informationSingle-Path Programming on a Chip-Multiprocessor System
Single-Path Programming on a Chip-Multiprocessor System Martin Schoeberl, Peter Puschner, and Raimund Kirner Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at, {peter,raimund}@vmars.tuwien.ac.at
More informationSystem-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex)
System-level co-modeling AADL and Simulink specifications using Polychrony (and Syndex) AADL Standards Meeting June 6., 2011 Jean-Pierre Talpin, INRIA Parts of this presentation are joint work with Paul,
More informationAutomatic Synthesis of Robust and Optimal Controllers An Industrial Case Study
Automatic Synthesis of Robust and Optimal Controllers An Industrial Case Study Franck Cassez 1, Jan J. Jessen 2, Kim G. Larsen 2, Jean-François Raskin 3, Pierre-Alain Reynier 4 1 National ICT Australia
More informationUppaal Stratego. Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist
Uppaal Stratego Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist Department of Computer Science, Aalborg University, Selma Lagerlöfs Vej 300, 9220 Aalborg
More informationTest and Verification Of Real-Time Systems using UPPAAL Brian Nielsen
Test and Verification Of Real-Time Systems using UPPAAL Brian Nielsen bnielsen@cs.aau.dk Verifikation og Test Model /* Wait for events */ void /* Wait OS_Waitvoid; for events */ void OS_Waitvoid; /* Operating
More informationThe Embedded Systems Design Challenge. EPFL Verimag
The Embedded Systems Design Challenge Tom Henzinger Joseph Sifakis EPFL Verimag Formal Methods: A Tale of Two Cultures Engineering Computer Science Differential Equations Linear Algebra Probability Theory
More informationFormal Methods in CPS
Formal Methods in CPS A Computer Science Perspective Kim G. Larsen Aalborg University, DENMARK From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Evaluation and Synthesis Kim G.
More information-- the Timing Problem & Possible Solutions
ARTIST Summer School in Europe 2010 Autrans (near Grenoble), France September 5-10, 2010 Towards Real-Time Applications on Multicore -- the Timing Problem & Possible Solutions Wang Yi Uppsala University,
More informationStatistical Model Checking in UPPAAL
Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Axel Legay, Marius Mikucionis Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS
More informationUPPAAL Tutorial. UPPAAL Family
UPPAAL Tutorial Beyond UPPAAL Alexandre David Paul Pettersson RTSS 05 Classic : real-time verification Cora: real-time scheduling Tron: online real-time testing Tiga: timed game Times: schedulability analysis
More informationExecution modeling. The missing leg in model-based development of performance-oriented embedded systems
Execution modeling The missing leg in model-based development of performance-oriented embedded systems Jukka Mäki-Turja & Mikael Sjödin @ MRTC and Arcticus Systems Affiliations Mälardalen Real-time reserach
More informationD 8.4 Workshop Report
Project Number 288008 D 8.4 Workshop Report Version 2.0 30 July 2014 Final Public Distribution Denmark Technical University, Eindhoven University of Technology, Technical University of Vienna, The Open
More informationFormal Verification and Performance Analysis of Embedded Systems
Formal Verification and Performance Analysis of Embedded Systems Kim G. Larsen CISS, Aalborg U., DK Michael R. Hansen IMM, Technical U. of Denmark, DK DaNES Challenges Application Environment Stepw. Refinem.
More informationCOMPASS GRAPHICAL MODELLER
COMPASS GRAPHICAL MODELLER Viet Yen Nguyen Software Modelling and Verification Group RWTH Aachen University Final Presentation Days, April 2012, ESTEC Christian Dehnert, Joost-Pieter Katoen, Thomas Noll
More informationUML for RTES: develop a UML-based proposal for modelling and analysing of RTES
Year 2 Review Paris, November 8th and 9th, 2006 UML for RTES: UML for RTES: develop a UML-based proposal for modelling and analysing of RTES Highlight on Activity leader : Francois Terrier & Sebastien
More informationSymbolic and Statistical Model Checking in UPPAAL
Symbolic and Statistical Model Checking in UPPAAL Alexandre David Kim G. Larsen Marius Mikucionis, Peter Bulychev, Axel Legay, Dehui Du, Guangyuan Li, Danny B. Poulsen, Amélie Stainer, Zheng Wang CAV11,
More informationStatistical Model Checking in UPPAAL
Statistical Model Checking in UPPAAL Alexandre David, Kim G. Larsen, Marius Mikucionis Axel Legay, Wang Zheng, Peter Bulychev, Jonas van Vliet, Danny Poulsen, Dehui Du, Guangyuan Li CAV 11, PDMC 11,FORMATS
More informationVerification in Continuous Time Recent Advances
Verification in Continuous Time Recent Advances Hongyang Qu Department of Automatic Control and Systems Engineering University of Sheffield 10 March 2017 Outline Motivation Probabilistic models Real-time
More informationHuawei European Research University Partnerships. Michael Hill-King European Research Institute, Huawei
Huawei European Research University Partnerships Michael Hill-King European Research Institute, Huawei Next 20 30 Years: The World Will Become Intelligent All things Sensing All things Connected All things
More informationCOMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University
Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics
More informationSoftware Synthesis, Code Generation and Timing Analysis
Year 1 Review Brussels, January 23rd, 2008 Cluster Achievements and Perspectives : Software Synthesis, Code Generation and Timing Analysis Cluster leader : Peter Marwedel TU Dortmund High-Level Objectives
More informationActivity leader: Luis Almeida University of Porto Porto, Portugal
Activity leader: Luis Almeida University of Porto Porto, Portugal Real-Time Networks Activity 6 Core partners 9 Affiliated partners 4 Other Core partners 10 Other teams Strong interactions with: Resource
More informationCS 11 java track: lecture 1
CS 11 java track: lecture 1 Administrivia need a CS cluster account http://www.cs.caltech.edu/ cgi-bin/sysadmin/account_request.cgi need to know UNIX www.its.caltech.edu/its/facilities/labsclusters/ unix/unixtutorial.shtml
More informationCURRICULUM VITAE. June, 2013
CURRICULUM VITAE ד"ר אבי סופר Dr. Avi Soffer June, 2013 ORT Braude College, Department of Software Engineering, P.O. Box 78, Karmiel 2161002, Israel Telephone: +972-4-990-1720 Email: asoffer@braude.ac.il
More informationFormal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems
Formal Analysis of Timing Effects on Closed-loop Properties of Cyber Physical Systems Arne Hamann, Corporate Research, Robert Bosch GmbH Joint work with: Matthias Wöhrle (Bosch), Goran Frehse (Université
More informationCompositionality in system design: interfaces everywhere! UC Berkeley
Compositionality in system design: interfaces everywhere! Stavros Tripakis UC Berkeley DREAMS Seminar, Mar 2013 Computers as parts of cyber physical systems cyber-physical ~98% of the world s processors
More informationA Single-Path Chip-Multiprocessor System
A Single-Path Chip-Multiprocessor System Martin Schoeberl, Peter Puschner, and Raimund Kirner Institute of Computer Engineering Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at, {peter,raimund}@vmars.tuwien.ac.at
More informationA High Integrity Distributed Deterministic Java Environment. WORDS 2002 January 7, San Diego CA
A High Integrity Distributed Deterministic Java Environment WORDS 2002 January 7, San Diego CA João Ventura Skysoft Portugal SA Fridtjof Siebert & Andy Walter aicas GmbH James Hunt Forschungszentrum Informatik
More informationM. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification
Systematic Implementation of Real-Time Models M. De Wulf, L. Doyen,J.-F. Raskin Université Libre de Bruxelles Centre Fédéré en Vérification Model-based Development for Controllers Make a model of the environment
More informationAalborg Universitet. Published in: Lecture Notes in Computer Science. DOI (link to publication from Publisher): / _29
Aalborg Universitet ECDAR: An Environment for Compositional Design and Analysis of Real Time Systems David, Alexandre; Larsen, Kim Guldstrand; Nyman, Ulrik Mathias; Legay, Axel; Wasowski, Andrzej Published
More informationDeveloping Uppaal over 15 Years
Developing Uppaal over 15 Years Gerd Behrmann 1, Alexandre David 2, Kim Guldstrand Larsen 2, Paul Pettersson 3, and Wang Yi 4 1 NORDUnet A/S, Copenhagen, Denmark 2 Department of Computer Science, Aalborg
More informationBeyond Model Checking: Parameters Everywhere
Beyond Model Checking: Parameters Everywhere Étienne André 1, Benoît Delahaye 2, Peter Habermehl 3, Claude Jard 2, Didier Lime 4, Laure Petrucci 1, Olivier H. Roux 4, Tayssir Touili 3 1 Université Paris
More informationPersiform: Performance Engineering Based on
Persiform: Performance Engineering Based on Simulation of Formal Functional Models Olivier Constant, Marius Bozga, Susanne Graf -- Verimag, Grenoble Nicolas Moteau, Wei Monin -- France Telecom R&D 2007
More informationKAAPI : Adaptive Runtime System for Parallel Computing
KAAPI : Adaptive Runtime System for Parallel Computing Thierry Gautier, thierry.gautier@inrialpes.fr Bruno Raffin, bruno.raffin@inrialpes.fr, INRIA Grenoble Rhône-Alpes Moais Project http://moais.imag.fr
More informationTesting and Verfication of Real-Time Systems
Model-based Testing and Verfication of Real-Time Systems Brian Nielsen bnielsen@cs.aau.dk Research Profile Distributed ib t & Embedded d Systems Concurrency Theory Foundation for system behavior Networks
More informationTo Store or Not To Store
To Store or Not To Store Radek Pelánek Masaryk University, Brno Gerd Behrmann, Kim G. Larsen Aalborg University To Store or Not To Store p.1/24 Reachability Problem Model: networks of timed automata with
More informationMission Modes for Safety Critical Java
Mission Modes for Safety Critical Java Martin Schoeberl Institute of Computer Engineering Vienna University of Technology, Austria mschoebe@mail.tuwien.ac.at Abstract. Java is now considered as a language
More informationFrom Timed Automata to Stochastic Hybrid Games
From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Analysis, Optimization, Synthesis, and Machine Learning Kim G. Larsen Aalborg University, DENMARK Topics Timed Automata Decidability
More informationKim Guldstrand Larsen
Validation, Synthesis and Performance Evaluation of Embedded Systems using UPPAAL Kim Guldstrand Larsen Timed Automata UPPAAL (1995- ) @AALborg Kim G Larsen Alexandre David Gerd Behrman Marius Mikucionis
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationAnalyses, Hardware/Software Compilation, Code Optimization for Complex Dataflow HPC Applications
Analyses, Hardware/Software Compilation, Code Optimization for Complex Dataflow HPC Applications CASH team proposal (Compilation and Analyses for Software and Hardware) Matthieu Moy and Christophe Alias
More informationMedia (NEM) Initiative
Networked and Electronic Media (NEM) Initiative NEM Initiative and involvement of Game developers Possibilities for participation in the new EU funding work programme 2011 Dr.-Ing. Halid Hrasnica Eurescom
More informationPROGRAMMING FUNDAMENTALS
PROGRAMMING FUNDAMENTALS Q1. Name any two Object Oriented Programming languages? Q2. Why is java called a platform independent language? Q3. Elaborate the java Compilation process. Q4. Why do we write
More informationTowards Compositional Testing of Real-Time Systems
Towards Compositional Testing of Real-Time Systems Kim G Larsen, Axel Legay, Marius Mikucionis, Brian Nielsen, Ulrik Nyman Aalborg University, DENMARK Compositional Testing Integration of fully conformant
More informationSmarter and safer in an increasingly complex world European Mixed-Criticality Cluster
Smarter and safer in an increasingly complex world European Mixed-Criticality Cluster Roman Obermaisser (Univ. Siegen) Kim Grüttner (OFFIS) Francisco J. Cazorla (BSC) Arjan Geven (TTTech) Motivation Modern
More informationVerification and Test with Model-Based Design
Verification and Test with Model-Based Design Flight Software Workshop 2015 Jay Abraham 2015 The MathWorks, Inc. 1 The software development process Develop, iterate and specify requirements Create high
More informationContract-based design, model checking, and model-based safety assessment
Contract-based design, model checking, and model-based safety assessment An integrated view Alessandro Cimatti Fondazione Bruno Kessler, Trento, Italy Take away message Beyond model checking: new generation
More informationHALF-YEARLY EXAMINATIONS FEBRUARY Subject: Computing Form: 4 Time: 1 ½ hours MARKING SCHEME
HALF-YEARLY EXAMINATIONS FEBRUARY 2017 Subject: Computing Form: 4 Time: 1 ½ hours MARKING SCHEME 1 Section A Answer all the questions in the space provided. 1. Use 5 (five) of the following terms to identify
More informationQuantitative analysis of real-time systems
Quantitative analysis of real-time systems Patricia Bouyer bouyer@lsv.ens-cachan.fr Kim G. Larsen kgl@cs.aau.dk LSV CNRS & ENS Cachan 6 avenue du Président Wilson 9 Cachan France Uli Fahrenberg uli@cs.aau.dk
More informationUPPAAL. Validation and Verication of Real Time Systems. Status & Developments y. Abstract
UPPAAL Validation and Verication of Real Time Systems Status & Developments y Kim G Larsen z Paul Pettersson x Wang Yi x Abstract Uppaal is a tool box for validation (via graphical simulation) and verication
More informationGetting started with Java
Getting started with Java by Vlad Costel Ungureanu for Learn Stuff Programming Languages A programming language is a formal constructed language designed to communicate instructions to a machine, particularly
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationStavros Nikolaou. 413 Gates Hall URL: Ithaca, NY, 14853, USA Date of Birth: December, 1987
413 Gates Hall +1 6073795409 Department of Computer Science Cornell University email: snikolaou@cs.cornell.edu URL: www.cs.cornell.edu/~snikolaou Ithaca, NY, 14853, USA Date of Birth: December, 1987 Education
More informationEUDAT. Towards a pan-european Collaborative Data Infrastructure. Damien Lecarpentier CSC-IT Center for Science, Finland EUDAT User Forum, Barcelona
EUDAT Towards a pan-european Collaborative Data Infrastructure Damien Lecarpentier CSC-IT Center for Science, Finland EUDAT User Forum, Barcelona Date: 7 March 2012 EUDAT Key facts Content Project Name
More informationSafety Checks and Semantic Understanding via Program Analysis Techniques
Safety Checks and Semantic Understanding via Program Analysis Techniques Nurit Dor Joint Work: EranYahav, Inbal Ronen, Sara Porat Goal Find properties of a program Anti-patterns that indicate potential
More informationProgramming Embedded Systems
Programming Embedded Systems Lecture 10 An introduction to Lustre Wednesday Feb 15, 2012 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/34 Course topic: programming lang. Which language to
More informationDirect 100G connectivity with optoelectronic POLYmer InP integration for data center SYStems
Direct 100G connectivity with optoelectronic POLYmer InP integration for data center SYStems Grant Agreement no. Specific Targeted Research Project (STREP) Information & Communication Technologies (ICT)
More informationValidating Timed Component Contracts
Validating Timed Component Contracts Thibaut Le Guilly, Shaoying Liu, Petur Olsen, Anders P. Ravn, Arne Skou Department of Computer Science Aalborg University, Denmark {thibaut,petur,apr,ask}@cs.aau.dk
More informationSCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1
SCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1 Gerd Behrmann Ed Brinksma Martijn Hendriks Angelika Mader Aalborg University, Denmark University of Twente, The Netherlands University
More informationOverview of Timed Automata and UPPAAL
Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed
More informationStrengthen hybrid cloud operations and controls with Liquid Sky. Singtel Business
Singtel Business Product Factsheet Brochure Managed Singtel Liquid Defense Sky Services Strengthen hybrid cloud operations and controls with Liquid Sky Singtel Liquid Sky is a hybrid cloud management portal
More informationWebGME-BIP: A Design Studio for Modeling Systems with BIP. Anastasia Mavridou, Joseph Sifakis, and Janos Sztipanovits
WebGME-BIP: A Design Studio for Modeling Systems with BIP Anastasia Mavridou, Joseph Sifakis, and Janos Sztipanovits Why BIP? A language and tool-set for component-based system design formal semantics
More informationModeling & Verification
Modeling & Verification Of Real-Time Systems using UPPAAL Kim G Larsen Page 1 of 68 Verifikation og Test Informationsteknologi Model /* Wait for events */ void /* Wait OS_Waitvoid; for events */ void OS_Waitvoid;
More informationPerformance Evaluation of Computer Systems
Jean-Marc Vincent and Bruno Gaujal 1 1 MESCAL Project Laboratory of Informatics of Grenoble (LIG) Universities of Grenoble {Jean-Marc.Vincent,Bruno.Gaujal}@imag.fr http://mescal.imag.fr/members.php Site
More informationHPC IN EUROPE. Organisation of public HPC resources
HPC IN EUROPE Organisation of public HPC resources Context Focus on publicly-funded HPC resources provided primarily to enable scientific research and development at European universities and other publicly-funded
More informationA game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian
Aalborg Universitet A game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian Published in: Design, Automation and Test in Europe DOI (link
More informationOutline 18/12/2014. Accessing GROMACS on a Science Gateway. GROMACS in a nutshell. GROMACS users in India. GROMACS on GARUDA
Outline Co-ordination & Harmonisation of Advanced e-infrastructures for Research and Education Data Sharing Accessing GROMACS on a Dr. Giuseppe La Rocca, INFN Catania 6 th CHAIN-REDS Workshop, Guwahati
More informationFurther Topics in Modelling & Verification
Further Topics in Modelling & Verification Thursday Oct 09, 2014 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/34 Recap: Timed automata (TA) 2/34 Recap: Properties 3/34 Questions about TA
More informationCS11 Java. Fall Lecture 1
CS11 Java Fall 2006-2007 Lecture 1 Welcome! 8 Lectures Slides posted on CS11 website http://www.cs.caltech.edu/courses/cs11 7-8 Lab Assignments Made available on Mondays Due one week later Monday, 12 noon
More informationSharing Objects Ch. 3
Sharing Objects Ch. 3 Visibility What is the source of the issue? Volatile Dekker s algorithm Publication and Escape Thread Confinement Immutability Techniques of safe publication Assignment 1 Visibility
More informationLecture 1: Overview of Java
Lecture 1: Overview of Java What is java? Developed by Sun Microsystems (James Gosling) A general-purpose object-oriented language Based on C/C++ Designed for easy Web/Internet applications Widespread
More informationOperating Systems and Networks
Review Brussels, January 23rd, 2009 Achievements and Perspectives: Operating Systems and Networks Cluster leader: Giorgio Buttazzo Scuola Superiore Sant Anna Pisa, Italy Outline of the Presentation Objectives
More informationVerification and Validation meet Planning and Scheduling
Verification and Validation meet Planning and Scheduling AndreA Orlandini (CNR-ISTC) Email: andrea.orlandini@istc.cnr.it National Research Council of Italy (CNR-ISTC) P&S Autonomy and V&V P&S systems are
More informationApplying Componentbased. Engineering in On-board Software
Applying Componentbased Software Engineering in On-board Software 22.10.2008 SciSys Bristol, UK Aleš Plšek, ales.plsek@inria.fr Frédéric Loiret Michal Malohlava Lionel Seinturier Philippe Merle 1 INRIA
More informationModel-Driven Verifying Compilation of Synchronous Distributed Applications
Model-Driven Verifying Compilation of Synchronous Distributed Applications Sagar Chaki, James Edmondson October 1, 2014 MODELS 14, Valencia, Spain Copyright 2014 Carnegie Mellon University This material
More informationTake Control of Your IT. Copyright OP All rights reserved.
Take Control of Your IT Copyright OP5 2017 All rights reserved. WHO ARE WE? OP5 OP5 is the market leader of IT monitoring throughout the Nordic region and in over 50 countries around the world. OP5 strives
More informationMinutes: ARTIST DESIGN European NoE GENERAL ASSEMBLY
214373 ArtistDesign NoE Minutes: ARTIST DESIGN European NoE GENERAL ASSEMBLY Dresden, March 14 th 2012 1. Points discussed The points discussed revolved around continuing the ARTIST community beyond the
More informationIoTSec - Security in IoT for Smart Grids
www.nr.no IoTSec - Security in IoT for Smart Grids AFSecurity Seminar, Secure October - Security R&D @ UiO and Partners Habtamu Abie, Norwegian Computing Center - NR IFI/Oslo 09/10/2015 IoTSec - Challenges
More informationPROFESSIONAL MASTER S IN
I m in a new job I love. ERIC LAFONTAINE Service Operations Manager GE Healthcare Class of 2013 PROFESSIONAL MASTER S IN APPLIED SYSTEMS ENGINEERING GAIN A COMPETITIVE EDGE WITH A GEORGIA TECH DEGREE TODAY
More informationAnnouncements. 1. Forms to return today after class:
Announcements Handouts (3) to pick up 1. Forms to return today after class: Pretest (take during class later) Laptop information form (fill out during class later) Academic honesty form (must sign) 2.
More informationGrid Computing Systems: A Survey and Taxonomy
Grid Computing Systems: A Survey and Taxonomy Material for this lecture from: A Survey and Taxonomy of Resource Management Systems for Grid Computing Systems, K. Krauter, R. Buyya, M. Maheswaran, CS Technical
More informationProgram verification. Generalities about software Verification Model Checking. September 20, 2016
Program verification Generalities about software Verification Model Checking Laure Gonnord David Monniaux September 20, 2016 1 / 43 The teaching staff Laure Gonnord, associate professor, LIP laboratory,
More informationSeminar Software Quality and Safety
Seminar Software Quality and Safety SCADE a model-driven Software Development Environment by Dominik Protte Software Engineering Group Universität Paderborn Motivation Many safety-critical components in
More informationEvaluation in Quaero. Edouard Geoffrois, DGA Quaero Technology Evaluation Manager. Quaero/imageCLEF workshop Aarhus, Denmark Sept 16 th, 2008
Evaluation in Quaero Edouard Geoffrois, DGA Quaero Technology Evaluation Manager Quaero/imageCLEF workshop Aarhus, Denmark Sept 16 th, 2008 Presentation outline The Quaero program Context, scope and approach
More informationG52PGP. Lecture oo3 Java (A real object oriented language)
G52PGP Lecture oo3 Java (A real object oriented language) 1 Last lecture Associating functions with data into objects is an alternative way to decompose a program Can then consider each object on its own
More informationVerification Using Static Analysis
Verification Using Static Analysis Outline Today we will discuss static analysis and how it differs from dynamic analysis We will also look at the different types of static analysis including: Control
More informationModel-based Analysis of Event-driven Distributed Real-time Embedded Systems
Model-based Analysis of Event-driven Distributed Real-time Embedded Systems Gabor Madl Committee Chancellor s Professor Nikil Dutt (Chair) Professor Tony Givargis Professor Ian Harris University of California,
More informationFachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts
2.3 Timed Automata and Real-Time Statecharts Develop a BOOK RATING APP and win awesome prizes! The creators of the best submissions will be invited to an exclusive party in February
More informationResearch Infrastructures and Horizon 2020
Research Infrastructures and Horizon 2020 Christos VASILAKOS DG Research & 1 st CoPoRI Workshop on EoE 11-12 June 2012 Hamburg, DE The EU Framework Programme for Research and 2014-2020 Research and Europe
More informationFROM TIME-TRIGGERED TO TIME-DETERMINISTIC REAL-TIME SYSTEMS
FROM TIME-TRIGGERED TO TIME-DETERMINISTIC REAL-TIME SYSTEMS Peter Puschner and Raimund Kirner Vienna University of Technology, A-1040 Vienna, Austria {peter, raimund}@vmars.tuwien.ac.at Abstract Keywords:
More informationAlgorithms & Datastructures Laboratory Exercise Sheet 1
Algorithms & Datastructures Laboratory Exercise Sheet 1 Wolfgang Pausch Heiko Studt René Thiemann Tomas Vitvar
More informationCS/ENGRD 2110 Object-Oriented Programming and Data Structures Spring 2012 Thorsten Joachims
CS/ENGRD 2110 Object-Oriented Programming and Data Structures Spring 2012 Thorsten Joachims Lecture 1: Overview http://courses.cs.cornell.edu/cs2110 1 Course Staff Instructor Thorsten Joachims (tj@cs.cornell.edu)
More informationManual for Basic Java
Java Boot Camp Boot Camp Manual for Basic Java By The contents of this document are the sole and exclusive property of AgileTestingAlliance.org. They may not be disclosed to any third party, copied or
More informationQuasimodo. under uncertainty. Alexandre David & K.G Larsen & Aalborg University, DK.
Quasimodo Testing real-time systems under uncertainty Alexandre David & K.G Larsen & & Shuhaoh Li & Bi Brian Nielsen Aalborg University, DK bnielsen@cs.aau.dk FMCO, Graz, December 1, 2010 Page 1 Automated
More informationCompSci 125 Lecture 02
Assignments CompSci 125 Lecture 02 Java and Java Programming with Eclipse! Homework:! http://coen.boisestate.edu/jconrad/compsci-125-homework! hw1 due Jan 28 (MW), 29 (TuTh)! Programming:! http://coen.boisestate.edu/jconrad/cs125-programming-assignments!
More information