Modeling & Verification
|
|
- Todd Benedict Anthony
- 5 years ago
- Views:
Transcription
1 Modeling & Verification Of Real-Time Systems using UPPAAL Kim G Larsen Page 1 of 68
2 Verifikation og Test Informationsteknologi Model /* Wait for events */ void /* Wait OS_Waitvoid; for events */ void OS_Waitvoid; /* Operating system visualstate process. Mimics a OS process for a * /* visualstate Operating system system. visualstate In this implementation process. Mimics this a is OS the process mainloop for a * * interfacing visualstate to system. the visualstate In this implementation basic API. */ this is the mainloop void * interfacing OS_VS_Processvoid; to the visualstate basic API. */ void OS_VS_Processvoid; /* Define completion code variable. */ unsigned /* Define char completion cc; code variable. */ unsigned char cc; void HandleErrorunsigned char ccarg { void HandleErrorunsigned char ccarg { printf"error code %c detected exiting application.\n" ccarg; exitccarg; printf"error code %c detected exiting application.\n" ccarg; } exitccarg; } UCb /* In d-241 we only use the OS_Wait call. It is used to simulate a * /* system. In d-241 It we purpose only use is to the generate OS_Wait events. call. It How is this used is to done simulate is up a to * * you. system. It purpose is to generate events. How this is done is up to */ * you. void */ OS_Waitvoid { void OS_Waitvoid { /* Ignore the parameters; just retrieve events from the keyboard and * /* put Ignore them the into parameters; the queue. just When retrieve EVENT_UNDEFINED events from is read the from keyboard the and * * keyboard put them return into the to queue. the calling When EVENT_UNDEFINED process. */ is read from the SEM_EVENT_TYPE * keyboard event; return to the calling process. */ int SEM_EVENT_TYPE num; event; int num; Kode Page 2 of 68 Φ ΦΦΦ Spec System
3 Verifikation og Test Informationsteknologi Model /* Wait for events */ void /* Wait OS_Waitvoid; for events */ void OS_Waitvoid; /* Operating system visualstate process. Mimics a OS process for a * /* visualstate Operating system system. visualstate In this implementation process. Mimics this a is OS the process mainloop for a * * interfacing visualstate to system. the visualstate In this implementation basic API. */ this is the mainloop void * interfacing OS_VS_Processvoid; to the visualstate basic API. */ void OS_VS_Processvoid; /* Define completion code variable. */ unsigned /* Define char completion cc; code variable. */ unsigned char cc; void HandleErrorunsigned char ccarg { void HandleErrorunsigned char ccarg { printf"error code %c detected exiting application.\n" ccarg; exitccarg; printf"error code %c detected exiting application.\n" ccarg; } exitccarg; } UCb /* In d-241 we only use the OS_Wait call. It is used to simulate a * /* system. In d-241 It we purpose only use is to the generate OS_Wait events. call. It How is this used is to done simulate is up a to * * you. system. It purpose is to generate events. How this is done is up to */ * you. void */ OS_Waitvoid { void OS_Waitvoid { /* Ignore the parameters; just retrieve events from the keyboard and * /* put Ignore them the into parameters; the queue. just When retrieve EVENT_UNDEFINED events from is read the from keyboard the and * * keyboard put them return into the to queue. the calling When EVENT_UNDEFINED process. */ is read from the SEM_EVENT_TYPE * keyboard event; return to the calling process. */ int SEM_EVENT_TYPE num; event; int num; Kode Page 3 of 68 Φ ΦΦΦ Spec System
4 Verifikation og Test Informationsteknologi Model /* Wait for events */ void /* Wait OS_Waitvoid; for events */ void OS_Waitvoid; /* Operating system visualstate process. Mimics a OS process for a * /* visualstate Operating system system. visualstate In this implementation process. Mimics this a is OS the process mainloop for a * * interfacing visualstate to system. the visualstate In this implementation basic API. */ this is the mainloop void * interfacing OS_VS_Processvoid; to the visualstate basic API. */ void OS_VS_Processvoid; /* Define completion code variable. */ unsigned /* Define char completion cc; code variable. */ unsigned char cc; void HandleErrorunsigned char ccarg { void HandleErrorunsigned char ccarg { printf"error code %c detected exiting application.\n" ccarg; exitccarg; printf"error code %c detected exiting application.\n" ccarg; } exitccarg; } UCb /* In d-241 we only use the OS_Wait call. It is used to simulate a * /* system. In d-241 It we purpose only use is to the generate OS_Wait events. call. It How is this used is to done simulate is up a to * * you. system. It purpose is to generate events. How this is done is up to */ * you. void */ OS_Waitvoid { void OS_Waitvoid { /* Ignore the parameters; just retrieve events from the keyboard and * /* put Ignore them the into parameters; the queue. just When retrieve EVENT_UNDEFINED events from is read the from keyboard the and * * keyboard put them return into the to queue. the calling When EVENT_UNDEFINED process. */ is read from the SEM_EVENT_TYPE * keyboard event; return to the calling process. */ int SEM_EVENT_TYPE num; event; int num; Kode Page 4 of 68 Φ ΦΦΦ Spec System
5 Modelling Behaviour using State Machines UCb Page 5 of 68
6 Modelling processes UCb A process is the execution of a sequential program. modeled as a finite state machine LTS transits from state to state by executing a sequence of atomic actions. a light switch LTS onoffonoffonoff. a sequence of actions or trace Page 6 of 68 6
7 Modelling Choices UCb Who or what makes the choice? Is there a difference between input and output actions? Page 7 of 68 7
8 Non-deterministic Choice UCb Tossing a coin Possible traces? Both outcomes possible Nothing said about relative frequency If coin is fair the outcome is 50/50 Page 8 of 68 8
9 Non-Deterministic Choice modelling failure UCb How do we model an unreliable communication channel which accepts packets and if a failure occurs produces no output otherwise delivers the packet to the receiver? Use non-determinism... Page 9 of 68 9
10 Internal-Actions UCb Spontaneous actions Internal actions Tau-actions Internal transitions can be taken on the initiative of a single machine without communication with others Page 10 of 68 10
11 Extended FSM UCb EFSM = FSM + variables + enabling conditions + assignments Transition still atomic Can be translated into FSM if variables have bounded domain State: control location+variable states: statetotalcapacity s0510 Kim G. Page Larsen 11 of 68 11
12 Parallel Composition: interleaving UCb Flipper 2 states Speaker 3 states 2*3 states Lecturer = Speaker Flipper from Flipper Page 12 of 68 from Speaker 12
13 Process Interaction! = Output? = Input Handshake communication Two-way Coffee Machine Lecturer UCb University= Coffee Machine Lecturer LTS? How many states? Traces? 4 states 4 states synchronization results in internal actions 4 states:interaction constrain overall behavior Page 13 of 68 13
14 Composition UCb M1 a 1 2 M2 b c 3 4 M1 x M2 1a 4a 1b 2b 1c 2c 3a 4a 3b 4b 3c 4c Page 14 of 68 All All combinations= exponential in in no no of of machines 14
15 Train Simulator 1421 machines transitions 2981 inputs 2667 outputs 3204 local states Declare state sp.: 10^476 UCb VVS visualstate BUGS? Our techniuqes has reduced verification time with several orders of magnitude ex 14 days to 6 sec Page 15 of 68 15
16 Modelling Exercise The Vending Machine UCb Simulate model w Random User Model Fair User Model Non-Thirsty User Machine User Deadlocks? Machine canout coinout User Cans requested will be delivered? Cancellations are obeyed? coinin requestcan cancel Assumption: 1 can = 1 coin! Page 16 of 68 What happens if multiple users? Exercise 16
17 Modelling Exercise The Vending Machine UCb Machine User Extend model of Machine and FairUser Do extensive simulation Can_Price=5 coins canout coinout Max_Coins=10 Machine User pendingcoins coinin requestcan cancel pendingcoins Exercise Page 17 of 68 17
18 Verification = Model Checking Reachability Generic properties UCb Page 18 of 68
19 Mutual Exclusion Token UCb Page 19 of 68 19
20 Mutual Exclusion Semafor UCb Page 20 of 68 20
21 UCb Udforskning af Tilstandsrum Erklæret tilstandsrum 1 2 Reachable 3 4 a b c Start tilstand Page 21 of 68 21
22 UCb Udforskning af tilstandrum Forward Reachability Analysis Erklæret tilstandsrum Waiting Passed start Passed:=Ø Waiting:={s 0 } WhileWaiting!=Ø { select s Waiting Waiting:=Waiting\{s} if s Passed whenever s t then Waiting:=Waiting {t} Passed:=Passed {s} } Page 22 of 68 22
23 UCb Udforskning af tilstandrum Forward Reachability Analysis Erklæret tilstandsrum Waiting Passed start Passed:=Ø Waiting:={s 0 } WhileWaiting!=Ø { select s Waiting Waiting:=Waiting\{s} if s Passed whenever s t then Waiting:=Waiting {t} Passed:=Passed {s} } Page 23 of 68 23
24 UCb Udforskning af tilstandrum Forward Reachability Analysis Erklæret tilstandsrum Waiting Passed start Passed:=Ø Waiting:={s 0 } WhileWaiting!=Ø { select s Waiting Waiting:=Waiting\{s} if s Passed whenever s t then Waiting:=Waiting {t} Passed:=Passed {s} } Page 24 of 68 24
25 UCb Udforskning af tilstandrum Forward Reachability Analysis Erklæret tilstandsrum Waiting Passed start Passed:=Ø Waiting:={s 0 } WhileWaiting!=Ø { select s Waiting Waiting:=Waiting\{s} if s Passed whenever s t then Waiting:=Waiting {t} Passed:=Passed {s} } Page 25 of 68 25
26 Udforskning af tilstandrum UCb Forward Reachability Analysis Passed:=Ø Waiting:={s 0 } WhileWaiting!=Ø { select s Waiting Waiting:=Waiting\{s} if s Passed whenever s t then Waiting:=Waiting {t} Passed:=Passed {s} } Depth-first search: organize Waiting as a Stack Order: Breadth-first search: organize Waiting as a Queue Order: Page 26 of 68 26
27 Gensidig Udelukkelse UCb Page 27 of 68 Token 27
28 Gensidig udelukkelse Forward Reachability UCb I1 I2 0 Page 28 of 68 Token 28
29 Gensidig udelukkelse Forward Reachability UCb I1 I2 0 T1 I2 0 I1 T2 0 Page 29 of 68 Token 29
30 Gensidig udelukkelse Forward Reachability UCb I1 I2 0 T1 I2 0 I1 T2 0 T1 T2 0 C1 I2 0 Page 30 of 68 Token 30
31 Gensidig udelukkelse Forward Reachability UCb I1 I2 0 I1 I2 T T1 I2 0 I1 T2 0 T1 T2 0 C1 I2 0 C1 T2 0 Page 31 of 68 Token 31
32 Gensidig udelukkelse Forward Reachability UCb I1 I2 0 I1 I2 T T1 I2 0 I1 T2 0 I1 T2 T T1 I2 T T1 T2 0 C1 I2 0 I1 C2 T T1 T2 T C1 T2 0 T1 C2 T Page 32 of 68 Token 32
33 Gensidig udelukkelse Forward Reachability UCb I1 I2 F T1 I2 F I1 T2 F C1 I2 T T1 T2 F I1 C2 T C1 T2 T T1 C2 T Page 33 of 68 Semafor 33
34 UCb Generiske egenskaber Non-determinisme Tilstande der ikke aktiveres Transitioner der ikke bruges Input der ikke processeres Output der ikke genereres Lokal deadlock System deadlock Kan alle reduceres til til REACHABILITY Page 34 of 68 34
35 UCb Train Simulator 1421 machines transitions 2981 inputs 2667 outputs 3204 local states Declare state sp.: 10^476 VVS visualstate BUGS? Page 35 of 68 35
36 Train Simulator 1421 machines transitions 2981 inputs 2667 outputs 3204 local states Declare state sp.: 10^476 UCb VVS visualstate BUGS? Our techniuqes has reduced verification time with several orders of magnitude ex 14 days to 6 sec Page 36 of 68 36
37 Modelbased Testing UCb Page 37 of 68
38 UCb Motivation Testing = sample executions of system compared with requirements Testing may identify errors but can not be used to exclude their presence. Testing is the de-facto used method of validation 30-40% of the entire development process is concerned with testing. Page 38 of 68 38
39 UCb Black Box Testing input stimuli IMPLEMENTATION TESTER conclusion State State Machine Machine State State Machine Machine output Page 39 of 68 39
40 UCb Black Box Testing input stimuli IMPLEMENTATION TESTER conclusion State State Machine Machine State State Machine Machine output closed/open Page 40 of 68 TEST TEST EXPECTED EXPECTED OUTPUT OUTPUT gogoobb gogoobb closed closed gooobo gooobo open open ggggggggg ggggggggg closed closed ooooggobo ooooggobo open open
41 UCb Black Box Testing input stimuli MOORE s MOORE stheorem: Hvis Hvis IMP IMP antages antages at at have have m tilstande tilstande og og SPEC SPEC har har nn tilstande tilstande da da er er det det nok nok at at teste teste mht mhtalle sekvenser sekvenser af af lgd lgdn+m-1 IMPLEMENTATION TESTER conclusion State State Machine Machine State State Machine Machine output closed/open Page 41 of 68 TEST TEST EXPECTED EXPECTED OUTPUT OUTPUT gogoobb gogoobb closed closed gooobo gooobo open open ggggggggg ggggggggg closed closed ooooggobo ooooggobo open open
42 UCb Black Box Testing input stimuli MOORE s MOORE stheorem: Hvis Hvis IMP IMP antages antages at at have have m tilstande tilstande og og SPEC SPEC har har nn tilstande tilstande da da er er det det nok nok at at teste teste mht mhtalle sekvenser sekvenser af af lgd lgdn+m-1 IMPLEMENTATION TESTER konklusion Tilstandsmaskine Tilstandsmaskine Tilstandsmaskine output closed/open Page 42 of 68 TEST TEST EXPECTED EXPECTED OUTPUT OUTPUT ggggobo ggggobo open open closed closed gggggoo gggggoo closed closed open open
43 UCb Black Box Testing input stimuli MOORE s MOORE stheorem: Hvis Hvis IMP IMP antages antages at at have have m tilstande tilstande og og SPEC SPEC har har nn tilstande tilstande da da er er det det nok nok at at teste teste mht mhtalle sekvenser sekvenser af af lgd lgdn+m-1 IMPLEMENTATION TESTER konklusion Tilstandsmaskine Tilstandsmaskine Tilstandsmaskine Problem: Antal test er ASTRONOMISK: k n+m-1 hvor k er antal symboler output closed/open Page 43 of 68 TEST TEST EXPECTED EXPECTED OUTPUT OUTPUT ggggobo ggggobo open open closed closed gggggoo gggggoo closed closed open open
44 UCb Black Box Testing input stimuli Control ControlFlow FlowCoverage Enhver Enhver transition transition skal skal fyres fyres Enhver Enhver lokal lokal tilstand tilstand skal skal nås nås Enhver Enhver ikke-triviel ikke-triviel guard guardskal kunne kunne være være både både sand/falsk sand/falsk Dataflow DataflowCoverage IMPLEMENTATION TESTER konklusion Problem: Coverage Coveragekun kun af af specifikation specifikation implementation implementationbehøver kun kun at at være være dækket dækket ganske ganske lidt! lidt! output closed/open Page 44 of 68 UPPAAL Tron Løsning: Brug specifikation automata til at randomiseret stimulering og løbende check konsistens af implementations reaktion 44
45 Adding Time FSM Timed Automata UCb Page 45 of 68
46 Collaborators Wang Yi Paul Pettersson John Håkansson Anders Hessel Pavel Krcal Leonid Mokrushin Kim G Larsen Gerd Behrman Arne Skou Brian Nielsen Alexandre David Jacob Illum Rasmussen Marius Mikucionis Emmanuel Fleury Didier Lime Johan Bengtsson Fredrik Larsson Kåre J Kristoffersen Tobias Amnell Thomas Hune Oliver Möller Elena Fersman Carsten Weise David Griffioen Ansgar Fehnker Frits Vandraager Theo Ruys Pedro D Argenio J-P Katoen Jan Tretmans Judi Romijn Ed Brinksma Martijn Hendriks Klaus Havelund Franck Cassez Magnus Lindahl Francois Laroussinie Patricia Bouyer Augusto Burgueno H. Bowmann D. Latella M. Massink G. Faconti Kristina Lundqvist Lars Asplund Justin Pearson... Page 46 of 68
47 Real Time Systems Informationsteknologi Plant Continuous Eg.: Realtime Protocols Pump Control Air Bags Robots Cruise Control ABS CD Players Production Lines sensors actuators Controller Program Discrete Real Time System A system where correctness not not only only depends on on the the logical order of of events but but also also on on their their timing!! Page 47 of 68
48 Dumb Light Control Informationsteknologi Off Light Bright WANT: if press is issued twice quickly then the light will get brighter; otherwise the light is turned off. Page 48 of 68
49 Dumb Light Control Alur & Dill 1990 Informationsteknologi x:=0 Off Light Bright x>3 x 3 Solution: Add real-valued clock x Page 49 of 68
50 Timed Automata Alur & Dill 1990 Informationsteknologi Reset x:=0 Off Light Bright x: real-valued clock States: States: location location x=v x=v where where v R v R x>3 x 3 Synchronizing action Guard Conjunctions of x~n Transitions: Transitions: Off Off x=0 x=0 delay delay Off Off x=4.32 x=4.32 Light Light x=0 x=0 delay delay Light Light x=2.51 x=2.51 Bright Bright x=2.51 x=2.51 Page 50 of 68
51 Timed Automata Alur & Dill 1990 Informationsteknologi Reset x:=0 Off Light Bright x: real-valued clock States: States: location location x=v x=v where where v R v R x>3 x 3 Synchronizing action Guard Conjunctions of x~n Transitions: Transitions: Off Off x=0 x=0 delay delay Off Off x=4.32 x=4.32 Light Light x=0 x=0 delay delay Light Light x=2.51 x=2.51 Bright Bright x=2.51 x=2.51 Page 51 of 68
52 Timed Automata Alur & Dill 1990 Informationsteknologi Reset x:=0 Off Light Bright x: real-valued clock States: States: location location x=v x=v where where v R v R x>3 x 3 Synchronizing action Guard Conjunctions of x~n Transitions: Transitions: Off Off x=0 x=0 delay delay Off Off x=4.32 x=4.32 Light Light x=0 x=0 delay delay Light Light x=2.51 x=2.51 Bright Bright x=2.51 x=2.51 Page 52 of 68
53 Timed Automata Alur & Dill 1990 Informationsteknologi Reset x:=0 Off Light Bright x: real-valued clock States: States: location location x=v x=v where where v R v R x>3 x 3 Synchronizing action Guard Conjunctions of x~n Transitions: Transitions: Off Off x=0 x=0 delay delay Off Off x=4.32 x=4.32 Light Light x=0 x=0 delay delay Light Light x=2.51 x=2.51 Bright Bright x=2.51 x=2.51 Page 53 of 68
54 Timed Automata Alur & Dill 1990 Informationsteknologi Reset x:=0 Off Light Bright x: real-valued clock States: States: location location x=v x=v where where v R v R x>3 x 3 Synchronizing action Guard Conjunctions of x~n Transitions: Transitions: Off Off x=0 x=0 delay delay Off Off x=4.32 x=4.32 Light Light x=0 x=0 delay delay Light Light x=2.51 x=2.51 Bright Bright x=2.51 x=2.51 Page 54 of 68
55 Intelligent Light Control Using Invariants Informationsteknologi x:=0 Off Light Bright x:=0 x:=0 x=100 x 100 x>3 x:=0 x=100 x 3 x:=0 X:=0 x 100 Off Light Bright X<=3 x:=0 X>3 Page 55 of 68
56 Intelligent Light Control Using Invariants x:=0 x=100 Informationsteknologi x:=0 Off Light Bright x:=0 x=100 Transitions: Transitions: Off Off x=0 x=0 delay delay Off Off x=4.32 x=4.32 Light Light x=0 x=0 delay delay Light Light x=4.51 x=4.51 Light Light x=0 x=0 delay delay Light Light x=100 x=100 τ Off Off x=0 x=0 τ x 100 Page 56 of 68 x 3 x:=0 x>3 x:=0 x 100 x:=0 X Note: Note: Light Light x=0 x=0 delay delay Invariants ensures progress
57 Networks x:=0 Light Controller & User x=100 Informationsteknologi x:=0 Off Light Bright Rest x:=0 Synchronization y 10 y:=0 press! press! x=100 x 100 y:=0 Busy y 10 x>3 x:=0 x 3 x:=0 x 100 x:=0 Transitions: Transitions: Off Off Rest Rest x=0 x=0 y=0 y=0 delay delay Off Off Rest Rest x=20 x=20 y=20 y=20!! Light Light Busy Busy x=0 x=0 y=0 y=0 delay delay 2 2 Light Light Busy Busy x=2 x=2 y=2 y=2!! Bright Bright Rest Rest x=0 x=0 y=0 y=0 Page 57 of 68
58 Networks of Timed Automata a la CCS UCb l1 x>=2 a! x := 0 m1 y<=4 a?. Two-way Two-way synchronization synchronization on on complementary complementary actions. actions. Closed Closed Systems! Systems! l2 m2 Example transitions l1 m1 x=2 y=3.5.. tau l2m2..x=0 y= l1m1 x=2.2 y=3.7.. Page 58 of 68 If a URGENT CHANNEL 58
59 UCb Light Control Interface touch! touch! Interface starthold! starthold! Control Program release? release? endhold! endhold! L++/L--/L:=0 L++/L--/L:=0 Light User Page 59 of 68 59
60 UCb Light Control Interface release? release? touch! touch! starthold! starthold! endhold! endhold! Control Program L++/L--/L:=0 L++/L--/L:=0 User Page 60 of 68 60
61 UCb Light Control Network release? release? touch! touch! starthold! starthold! endhold! endhold! Control Program Page 61 of 68 61
62 BRICK SORTING Page 62 of 68
63 LEGO Mindstorms/RCX 3 output ports Informationsteknologi Sensors: temperature light rotation pressure. Actuators: motors lamps Virtual machine: 10 tasks 4 timers 16 integers. 1 infra-red port Several Programming Languages: NotQuiteC Mindstorm Robotics legos etc. 3 input ports Page 63 of 68
64 A Real Timed System Informationsteknologi The Plant Conveyor Belt & Bricks Controller Program LEGO MINDSTORM What is suppose to happen? Page 64 of 68
65 First UPPAAL model Sorting of Lego Boxes Ken Tindell Informationsteknologi Boxes Conveyer Belt Blck Rd Controller MAIN PUSH eject remove Black Piston 99 red Exercise: Design Controller so that only black boxes are being pushed out Page 65 of 68
66 NQC programs int int active; active; int int DELAY; DELAY; int int LIGHT_LEVEL; LIGHT_LEVEL; Informationsteknologi task task MAIN{ MAIN{ DELAY=75; DELAY=75; LIGHT_LEVEL=35; LIGHT_LEVEL=35; active=0; active=0; SensorIN_1 SensorIN_1 IN_LIGHT; IN_LIGHT; FwdOUT_A1; FwdOUT_A1; Display1; Display1; start start PUSH; PUSH; whiletrue{ whiletrue{ waitin_1<=light_level; ClearTimer1; ClearTimer1; active=1; active=1; PlaySound1; PlaySound1; waitin_1>light_level; } } task task PUSH{ PUSH{ whiletrue{ whiletrue{ waittimer1>delay && && active==1; active==1; active=0; active=0; RevOUT_C1; RevOUT_C1; Sleep8; Sleep8; FwdOUT_C1; FwdOUT_C1; Sleep12; Sleep12; OffOUT_C; OffOUT_C; } } Page 66 of 68
67 From RCX to UPPAAL Informationsteknologi Model includes Round-Robin Scheduler. Compilation of RCX tasks into TA models. Presented at ECRTS 2000 Task MAIN Page 67 of 68
68 The Production Cell Course at DTU Copenhagen Informationsteknologi Production Cell Page 68 of 68
Test and Verification Of Real-Time Systems using UPPAAL Brian Nielsen
Test and Verification Of Real-Time Systems using UPPAAL Brian Nielsen bnielsen@cs.aau.dk Verifikation og Test Model /* Wait for events */ void /* Wait OS_Waitvoid; for events */ void OS_Waitvoid; /* Operating
More informationKim Guldstrand Larsen
Validation, Synthesis and Performance Evaluation of Embedded Systems using UPPAAL Kim Guldstrand Larsen Timed Automata UPPAAL (1995- ) @AALborg Kim G Larsen Alexandre David Gerd Behrman Marius Mikucionis
More informationTest and Verification
Test and Verification Of Real-Time Systems using UPPAAL Brian Nielsen bnielsen@cs.aau.dk Verifikation og Test Model /* Wait for events */ void OS_ Wait(void); /* Operating system visualstate process. Mimics
More informationReal Time Model Checking
Real Time Model Checking using UPPAAL Kim G Larsen Collaborators @UPPsala Wang Yi Paul Pettersson John Håkansson Anders Hessel Pavel Krcal Leonid Mokrushin Shi Xiaochun @Elsewhere @AALborg Kim G Larsen
More informationVerifikation af realtids systemer i UPPAAL. Kim G. Larsen
Verifikation af realtids systemer i UPPAAL BRICS@Aalborg Research Profile Distributed Systems & Semantics Unit Semantic Models concurrency, mobility, objects real-time, hybrid systems Validation & Verification
More informationReal Time Model Checking
Real Time Model Checking using UPPAAL Kim G Larsen Collaborators @UPPsala Wang Yi Paul Pettersson John Håkansson Anders Hessel Pavel Krcal Leonid Mokrushin Shi Xiaochun @Elsewhere @AALborg Kim G Larsen
More informationFormal Verification and Performance Analysis of Embedded Systems
Formal Verification and Performance Analysis of Embedded Systems Kim G. Larsen CISS, Aalborg U., DK Michael R. Hansen IMM, Technical U. of Denmark, DK DaNES Challenges Application Environment Stepw. Refinem.
More informationFormal Methods in CPS
Formal Methods in CPS A Computer Science Perspective Kim G. Larsen Aalborg University, DENMARK From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Evaluation and Synthesis Kim G.
More informationA Test Case Generation Algorithm for Real-Time Systems
A Test Case Generation Algorithm for Real-Time Systems Anders Hessel and Paul Pettersson Department of Information Technology Uppsala University, P.O. Box 337 SE-751 05 Uppsala, Sweden {hessel,paupet}@it.uu.se
More informationDeveloping Uppaal over 15 Years
Developing Uppaal over 15 Years Gerd Behrmann 1, Alexandre David 2, Kim Guldstrand Larsen 2, Paul Pettersson 3, and Wang Yi 4 1 NORDUnet A/S, Copenhagen, Denmark 2 Department of Computer Science, Aalborg
More informationTIMES A Tool for Modelling and Implementation of Embedded Systems
TIMES A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University, Sweden. {tobiasa,elenaf,leom,paupet,yi}@docs.uu.se.
More informationA Real-Time Animator for Hybrid Systems
A Real-Time Animator for Hybrid Systems Tobias Amnell, Alexandre David Wang Yi Department of Computer Systems, Uppsala University {adavid, tobiasa, yi} @docsuuse Abstract In this paper, we present a real
More informationEditor. Analyser XML. Scheduler. generator. Code Generator Code. Scheduler. Analyser. Simulator. Controller Synthesizer.
TIMES - A Tool for Modelling and Implementation of Embedded Systems Tobias Amnell, Elena Fersman, Leonid Mokrushin, Paul Pettersson, and Wang Yi? Uppsala University, Sweden Abstract. Times is a new modelling,
More informationUPPAAL. Validation and Verication of Real Time Systems. Status & Developments y. Abstract
UPPAAL Validation and Verication of Real Time Systems Status & Developments y Kim G Larsen z Paul Pettersson x Wang Yi x Abstract Uppaal is a tool box for validation (via graphical simulation) and verication
More informationTime-Optimal Test Cases for Real-Time Systems
Time-Optimal Test Cases for Real-Time Systems Anders Hessel 1, Kim G. Larsen 2, Brian Nielsen 2, Paul Pettersson 1, and Arne Skou 2 1 Department of Information Technology, Uppsala University, P.O. Box
More informationwant turn==me wait req2==0
Uppaal2k: Small Tutorial Λ 16 October 2002 1 Introduction This document is intended to be used by new comers to Uppaal and verification. Students or engineers with little background in formal methods should
More informationAn Introduction to UPPAAL. Purandar Bhaduri Dept. of CSE IIT Guwahati
An Introduction to UPPAAL Purandar Bhaduri Dept. of CSE IIT Guwahati Email: pbhaduri@iitg.ernet.in OUTLINE Introduction Timed Automata UPPAAL Example: Train Gate Example: Task Scheduling Introduction UPPAAL:
More informationModel-based GUI testing using Uppaal at NOVO Nordisk
Model-based GUI testing using Uppaal at NOVO Nordisk Ulrik H. Hjort 2, Jacob Illum 1, Kim G. Larsen 1, Michael A. Petersen 2, and Arne Skou 1 1 Department of Computer Science, Aalborg University, Denmark
More informationTowards Compositional Testing of Real-Time Systems
Towards Compositional Testing of Real-Time Systems Kim G Larsen, Axel Legay, Marius Mikucionis, Brian Nielsen, Ulrik Nyman Aalborg University, DENMARK Compositional Testing Integration of fully conformant
More informationCOMP 763. Eugene Syriani. Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science. McGill University
Eugene Syriani Ph.D. Student in the Modelling, Simulation and Design Lab School of Computer Science McGill University 1 OVERVIEW In the context In Theory: Timed Automata The language: Definitions and Semantics
More informationBasic Research in Computer Science BRICS RS Iversen et al.: Model-Checking Real-Time Control Programs. Model-Checking Real-Time Control Programs
BRICS Basic Research in Computer Science BRICS RS-99-53 Iversen et al: Model-Checking Real-Time Control Programs Model-Checking Real-Time Control Programs Verifying LEGO Mindstorms Systems Using UPPAAL
More informationModeling, Verification, and Testing of
ARTIST Summer School in Morocco Rabat, July 11-16th, 2010 Modeling, Verification and Testing of of Embedded Systems Speaker : Brian Nielsen Centre of Embedded Software Systems Aalborg University, DK Modeling,
More informationTesting and Verification
Final Review Brussels, December 12th, 2008 Achievements and Perspectives : Testing and Verification Cluster leader : Kim Guldstrand Larsen CISS, Aalborg University, DENMARK Core Partners of the Cluster
More information2 after reception of a message from the sender, do one of two things: either the message is delivered to the receiver, or it is lost. The loss of a me
Protocol Verification using UPPAAL: Exercises? Lab assistant: Alexandre David Department of Computer Systems (room 1237, mailbox 26), Uppsala University, Box 325, S751 05, Uppsala. Phone: 018-18 73 41.
More informationA game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian
Aalborg Universitet A game-theoretic approach to real-time system testing David, Alexandre; Larsen, Kim Guldstrand; Li, Shuhao; Nielsen, Brian Published in: Design, Automation and Test in Europe DOI (link
More informationOverview of Timed Automata and UPPAAL
Overview of Timed Automata and UPPAAL Table of Contents Timed Automata Introduction Example The Query Language UPPAAL Introduction Example Editor Simulator Verifier Conclusions 2 Introduction to Timed
More informationQuasimodo. under uncertainty. Alexandre David & K.G Larsen & Aalborg University, DK.
Quasimodo Testing real-time systems under uncertainty Alexandre David & K.G Larsen & & Shuhaoh Li & Bi Brian Nielsen Aalborg University, DK bnielsen@cs.aau.dk FMCO, Graz, December 1, 2010 Page 1 Automated
More informationAn Analysis Tool for UML Models with SPT Annotations
An Analysis Tool for UML Models with SPT Annotations John Håkansson, Leonid Mokrushin, Paul Pettersson, and Wang Yi Uppsala University Department of Information Technology P.O. Box 337, SE-75 05 Uppsala,
More informationEfficient Symbolic State Exploration of Timed Systems: Theory and Implementation
IT Licentiate theses 2001-009 Efficient Symbolic State Exploration of Timed Systems: Theory and Implementation JOHAN BENGTSSON UPPSALA UNIVERSITY Department of Information Technology Efficient Symbolic
More informationA Global Algorithm for Model-Based Test Suite Generation
A Global Algorithm for Model-Based Test Suite Generation Anders Hessel 1 and Paul Pettersson 1,2 1 Department of Information Technology, Uppsala University, P.O. Box 337, SE-751 05 Uppsala, Sweden. E-mail:
More informationThe UPPAAL Model Checker. Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN
The UPPAAL Model Checker Julián Proenza Systems, Robotics and Vision Group. UIB. SPAIN The aim of this presentation Introduce the basic concepts of model checking from a practical perspective Describe
More informationMODEL-BASED DESIGN OF CODE FOR PLC CONTROLLERS
Krzysztof Sacha Warsaw University of Technology, Nowowiejska 15/19, 00-665 Warszawa, Poland k.sacha@ia.pw.edu.pl Keywords: Abstract: Automatic program generation, Model verification, Finite state machine,
More informationUPPAAL in a nutshell. Key words: Modeling real-time systems Dynamic modeling Modeling tools Uppaal. 1 Introduction
Int J STTT (1997) 1: 134 152 1997 Springer-Verlag UPPAAL in a nutshell Kim G. Larsen 1,PaulPettersson 2,WangYi 2 1 Department of Computer Science and Mathematics, Aalborg University, Denmark; E-mail: kgl@cs.auc.dk
More informationQuantitative. Kim G. Larsen DENMARK
Quantitative Verification i and Synthesis, of Embedded Systemss Kim G. Larsen CISS Aalborg University DENMARK Embedded Systems sensors Plant Controller Program Continuous actuators Discrete Eg.: Realtime
More informationTimed Automata with Asynchronous Processes: Schedulability and Decidability
Timed Automata with Asynchronous Processes: Schedulability and Decidability Elena Fersman, Paul Pettersson and Wang Yi Uppsala University, Sweden Abstract. In this paper, we exend timed automata with asynchronous
More informationImprovements on the Online Testing with T-UppAal: Coverage Measurement and Re-runs
Improvements on the Online Testing with T-UppAal: Coverage Measurement and Re-runs Gunnar Hall Piotr Kordy Dalia Vitkauskaitė Master Thesis Software System Engineering Department of Computer Science Aalborg
More informationIntro to UPPAAL. Gerd Behrmann Kim Larsen. BRICS & Aalborg University. Intro to UPPAAL p.1/23
Intro to UPPAAL p.1/23 Intro to UPPAAL Gerd Behrmann Kim Larsen BRICS & Aalborg University Intro to UPPAAL p.2/23 Plan of the Lecture 1. UPPAAL Architecture 2. UPPAAL Features 3. Train Gate Example 4.
More informationTowards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata
Towards Generation of Adaptive Test Cases from Partial Models of Determinized Timed Automata Bernhard K. Aichernig and Florian Lorber Institute for Software Technology, Graz University of Technology, Austria
More informationUPPAAL. Verification Engine, Options & Patterns. Alexandre David
UPPAAL Verification Engine, Options & Patterns Alexandre David 1.2.05 Outline UPPAAL Modelling Language Specification Language UPPAAL Verification Engine Symbolic exploration algorithm Zones & DBMs Verification
More informationA Toolchain for Home Automation Controller Development
A Toolchain for Home Automation Controller Development Peter H. Dalsgaard, Thibaut Le Guilly, Daniel Middelhede, Petur Olsen, Thomas Pedersen, Anders P. Ravn, Arne Skou Department of Computer Science Aalborg
More informationFurther Topics in Modelling & Verification
Further Topics in Modelling & Verification Thursday Oct 09, 2014 Philipp Rümmer Uppsala University Philipp.Ruemmer@it.uu.se 1/34 Recap: Timed automata (TA) 2/34 Recap: Properties 3/34 Questions about TA
More informationBasic Research in Computer Science BRICS RS Hune et al.: Guided Synthesis of Control Programs for a Batch Plant using UPPAAL
BRICS Basic Research in Computer Science BRICS RS-00-37 Hune et al.: Guided Synthesis of Control Programs for a Batch Plant using UPPAAL Guided Synthesis of Control Programs for a Batch Plant using UPPAAL
More informationGuided Synthesis of Control Programs Using UPPAAL
Guided Synthesis of Control Programs Using UPPAAL Thomas Hune BRICS, Department of Computer Science Aarhus University Ny Munkegade, Building 540 DK-8000 Aarhus C, Denmark E-mail: baris@brics.dk Kim G.
More informationReal Time Software PROBLEM SETTING. Real Time Systems. Real Time Systems. Who is Who in Timed Systems. Real Time Systems
Schedulability Analysis of Timed Systems with contributions from PROBLEM SETTING Tobias Amnell, Elena Fersma, John Håkansson, Pavel Kracal, Leonid Mokrushine, Christer Nordström, Paul Pettersson and Anders
More informationEnergy consumption in embedded systems; abstractions for software models, programming languages and verification methods
Energy consumption in embedded systems; abstractions for software models, programming languages and verification methods Florence Maraninchi orcid.org/0000-0003-0783-9178 thanks to M. Moy, L. Mounier,
More informationVerification in Continuous Time Recent Advances
Verification in Continuous Time Recent Advances Hongyang Qu Department of Automatic Control and Systems Engineering University of Sheffield 10 March 2017 Outline Motivation Probabilistic models Real-time
More information4/6/2011. Model Checking. Encoding test specifications. Model Checking. Encoding test specifications. Model Checking CS 4271
Mel Checking LTL Property System Mel Mel Checking CS 4271 Mel Checking OR Abhik Roychoudhury http://www.comp.nus.edu.sg/~abhik Yes No, with Counter-example trace 2 Recap: Mel Checking for mel-based testing
More informationWe are looking for Post Doc Fellows and new Ph.D. Students in Uppsala. Networks of Real-Time Components (abstract view) Real Time Systems
Commercial!! We are looking for Post Doc Fellows and new Ph.D. Students in Uppsala Send me a message if you are interested Wang Yi: yi@it.uu.se Schedulability Analysis of Timed Systems Wang Yi Uppsala
More informationSoftware Testing IV. Prof. Dr. Holger Schlingloff. Humboldt-Universität zu Berlin
Software Testing IV Prof. Dr. Holger Schlingloff Humboldt-Universität zu Berlin and Fraunhofer Institute of Computer Architecture and Software Technology FIRST Outline of this Lecture Series 2006/11/24:
More informationTimed Automata From Theory to Implementation
Timed Automata From Theory to Implementation Patricia Bouyer LSV CNRS & ENS de Cachan France Chennai january 2003 Timed Automata From Theory to Implementation p.1 Roadmap Timed automata, decidability issues
More informationModeling and Analysis of Networked Embedded Systems using UPPAAL. Ezio Bartocci
Modeling and Analysis of Networked Embedded Systems using UPPAAL Ezio Bartocci Overview Timed Automata in UPPAAL UPPAAL modeling language Declara5ons in UPPAAL Templates in UPPAAL Urgent Channels Broadcast
More informationUPPAAL Tutorial. UPPAAL Family
UPPAAL Tutorial Beyond UPPAAL Alexandre David Paul Pettersson RTSS 05 Classic : real-time verification Cora: real-time scheduling Tron: online real-time testing Tiga: timed game Times: schedulability analysis
More informationMANY real-time applications need to store some data
Proceedings of the International Multiconference on Computer Science and Information Technology pp. 673 678 ISBN 978-83-60810-14-9 ISSN 1896-7094 Modeling Real-Time Database Concurrency Control Protocol
More informationBasic Research in Computer Science BRICS RS Havelund et al.: Formal Modeling and Analysis of an Audio/Video Protocol
BRICS Basic Research in Computer Science BRICS RS-97-31 Havelund et al.: Formal Modeling and Analysis of an Audio/Video Protocol Formal Modeling and Analysis of an Audio/Video Protocol: An Industrial Case
More informationTiming Analysis of Distributed End-to-End Task Graphs with Model-Checking
Timing Analysis of Distributed End-to-End Task Graphs with Model-Checking Zonghua Gu Department of Computer Science, Hong Kong University of Science and Technology Abstract. Real-time embedded systems
More informationUPPAAL - Now, Next, and Future
UPPAAL - Now, Next, and Future Tobias Amnell 1, Gerd Behrmann 2, Johan Bengtsson 1, Pedro R. D Argenio 3, Alexandre David 1, Ansgar Fehnker 4, Thomas Hune 5, Bertrand Jeannet 2, Kim G. Larsen 2, M. Oliver
More informationModeling and Verification of Priority Assignment in Real-Time Databases Using Uppaal
Modeling and Verification of Priority Assignment in Real-Time Databases Using Uppaal Martin Kot Martin Kot Center for Applied Cybernetics, Department of Computer Science, FEI, Center for Applied VSBCybernetics,
More informationPDF hosted at the Radboud Repository of the Radboud University Nijmegen
PDF hosted at the Radboud Repository of the Radboud University Nijmegen The version of the following full text has not yet been defined or was untraceable and may differ from the publisher's version. For
More informationBasic Research in Computer Science BRICS RS-99-8 Havelund et al.: Formal Verification of a Power Controller Using UPPAAL
BRICS Basic Research in Computer Science BRICS RS-99-8 Havelund et al.: Formal Verification of a Power Controller Using UPPAAL Formal Verification of a Power Controller Using the Real-Time Model Checker
More informationA Tutorial on Uppaal
A Tutorial on Uppaal Updated 25th October 2005 Gerd Behrmann, Alexandre David, and Kim G. Larsen Department of Computer Science, Aalborg University, Denmark {behrmann,adavid,kgl}@cs.auc.dk. Abstract. This
More informationVerification Options. To Store Or Not To Store? Inside the UPPAAL tool. Inactive (passive) Clock Reduction. Global Reduction
Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Termination Verification Otions Verification
More informationTool Support for Transforming UML-based Specifications into UPPAAL Timed Automata
Mehdi Nobakht Dragos Truscan Tool Support for Transforming UML-based Specifications into UPPAAL Timed Automata TUCS Technical Report No 1087, June 2013 Tool Support for Transforming UML-based Specifications
More informationANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES
49. Internationales Wissenschaftliches Kolloquium Technische Universität Ilmenau 27.-30. September 2004 Holger Rath / Horst Salzwedel ANSI C CODE SYNTHESIS FOR MLDESIGNER FINITE STATE MACHINES Abstract
More informationVerification of Safety Property of Line Tracer Program using Timed Automaton Model
Verification of Safety Property of Line Tracer Program using Timed Automaton Model Kozo Okano, Toshifusa Sekizawa, Hiroaki Shimba, Hideki Kawai, Kentaro Hanada, Yukihiro Sasaki, and Shinji Kusumoto Graduate
More informationFachgebiet Softwaretechnik, Heinz Nixdorf Institut, Universität Paderborn. 2.3 Timed Automata and Real-Time Statecharts
2.3 Timed Automata and Real-Time Statecharts Develop a BOOK RATING APP and win awesome prizes! The creators of the best submissions will be invited to an exclusive party in February
More informationAutomated Formal Methods for Embedded Systems
Automated Formal Methods for Embedded Systems Bernd Finkbeiner Universität des Saarlandes Reactive Systems Group 2011/02/03 Bernd Finkbeiner (UdS) Embedded Systems 2011/02/03 1 / 48 Automated Formal Methods
More informationSCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1
SCHEDULING LACQUER PRODUCTION BY REACHABILITY ANALYSIS - A CASE STUDY 1 Gerd Behrmann Ed Brinksma Martijn Hendriks Angelika Mader Aalborg University, Denmark University of Twente, The Netherlands University
More informationValidating Timed Component Contracts
Validating Timed Component Contracts Thibaut Le Guilly, Shaoying Liu, Petur Olsen, Anders P. Ravn, Arne Skou Department of Computer Science Aalborg University, Denmark {thibaut,petur,apr,ask}@cs.aau.dk
More informationFrom Timed Automata to Stochastic Hybrid Games
From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Analysis, Optimization, Synthesis, and Machine Learning Kim G. Larsen Aalborg University, DENMARK Topics Timed Automata Decidability
More informationFormal modelling and verification in UPPAAL
Budapest University of Technology and Economics Department of Measurement and Information Systems Fault Tolerant Systems Research Group Critical Embedded Systems Formal modelling and verification in UPPAAL
More informationSelf Stabilization. CS553 Distributed Algorithms Prof. Ajay Kshemkalyani. by Islam Ismailov & Mohamed M. Ali
Self Stabilization CS553 Distributed Algorithms Prof. Ajay Kshemkalyani by Islam Ismailov & Mohamed M. Ali Introduction There is a possibility for a distributed system to go into an illegitimate state,
More informationQuantitative analysis of real-time systems
Quantitative analysis of real-time systems Patricia Bouyer bouyer@lsv.ens-cachan.fr Kim G. Larsen kgl@cs.aau.dk LSV CNRS & ENS Cachan 6 avenue du Président Wilson 9 Cachan France Uli Fahrenberg uli@cs.aau.dk
More informationOverview. Leader Election Protocol. Dynamic Voltage Scaling. Optimal Reconfiguration of FPGA. Memory Interface. UCb
APPLICATIONS UC b Overview Leader Election Protocol Dynamic Voltage Scaling Optimal Reconfiguration of FPGA Memory Interface Leader Election Protocol UC b Leader Election 2 1 0 3 Protocol by Leslie Lamport
More informationDr. Ing. Cornelia Zahlten. Prof. Dr. Jan Peleska. Concepts and Implementation. Hard Real-Time Test Tools
Hard Real-Time Test Tools Concepts and Implementation Prof. Dr. Jan Peleska Centre for Computing Technologies, University of Bremen, Germany Dr. Ing. Cornelia Zahlten Verified Systems International GmbH,
More informationIn this presentation,...
Hard Real-Time Test Tools Concepts and Implementation Prof. Dr. Jan Peleska Centre for Computing Technologies, University of Bremen, Germany Dr. Ing. Cornelia Zahlten Verified Systems International GmbH,
More informationUppaal Stratego. Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist
Uppaal Stratego Alexandre David Peter Gjøl Jensen Kim Guldstrand Larsen Marius Mikucionis Jakob Haahr Taankvist Department of Computer Science, Aalborg University, Selma Lagerlöfs Vej 300, 9220 Aalborg
More informationTAPAS. Tests and Proofs and Synthesis. Kim G Larsen Aalborg University, DENMARK
TAPAS Tests and Proofs and Synthesis Kim G Larsen Aalborg University, DENMARK TAPAS From Testing and Verification to Performance Analysis and Synthesis of Cyber-Physical Systems Kim G Larsen Aalborg University,
More informationLecture notes Lectures 1 through 5 (up through lecture 5 slide 63) Book Chapters 1-4
EE445M Midterm Study Guide (Spring 2017) (updated February 25, 2017): Instructions: Open book and open notes. No calculators or any electronic devices (turn cell phones off). Please be sure that your answers
More informationConcurrency, Mutual Exclusion and Synchronization C H A P T E R 5
Concurrency, Mutual Exclusion and Synchronization C H A P T E R 5 Multiple Processes OS design is concerned with the management of processes and threads: Multiprogramming Multiprocessing Distributed processing
More informationBaggage Sorting Facility
02224 Modelling and Analysis of Real-Time Systems Spring 2018 1 Overview Mandatory Assignment 1 Baggage Sorting Facility This assignment deals with a baggage sorting facility such as the ones found in
More informationROBOLAB Reference Guide
ROBOLAB Reference Guide Version 1.2 2 Preface: Getting Help with ROBOLAB ROBOLAB is a growing application for which users can receive support in many different ways. Embedded in ROBOLAB are context help
More informationIntroduction to Electronic Design Automation. Model of Computation. Model of Computation. Model of Computation
Introduction to Electronic Design Automation Model of Computation Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Spring 03 Model of Computation In system design,
More informationTesting and Verfication of Real-Time Systems
Model-based Testing and Verfication of Real-Time Systems Brian Nielsen bnielsen@cs.aau.dk Research Profile Distributed ib t & Embedded d Systems Concurrency Theory Foundation for system behavior Networks
More informationRT-Studio: A tool for modular design and analysis of realtime systems using Interpreted Time Petri Nets
RT-Studio: A tool for modular design and analysis of realtime systems using Interpreted Time Petri Nets Rachid Hadjidj and Hanifa Boucheneb Abstract. RT-Studio (Real Time Studio) is an integrated environment
More informationAutomated Test Generation from Timed Automata
Automated Test Generation from Timed Automata Brian Nielsen and Arne Skou Aalborg University Department of Computer Science Fredrik Bajersvej 7E DK-9220 Aalborg, Denmark E-mail: fbnielsen askg@cs.auc.dk
More informationModeling and Verification of Networkon-Chip using Constrained-DEVS
Modeling and Verification of Networkon-Chip using Constrained-DEVS Soroosh Gholami Hessam S. Sarjoughian School of Computing, Informatics, and Decision Systems Engineering Arizona Center for Integrative
More informationIntroduction to Lab 2
Introduction to Lab 2 Programming LEGO Mindstorms NXT using Ada Jakaria Abdullah 12 September 2016 Jakaria Abdullah Lab 2: LEGO 12 September 2016 1 / 25 Lab 2: Programming LEGO Mindstorms using Ada Lab
More informationPriced Timed Automata and Timed Games. Kim G. Larsen Aalborg University, DENMARK
Priced Timed Automata and Timed Games Kim G. Larsen Aalborg University, DENMARK Scheduling Priced Timed Automata and Synthesis Timed Games Kim G. Larsen Aalborg University, DENMARK Overview Timed Automata
More informationReal-time Testing with Timed Automata Testers and Coverage Criteria
Unité Mixte de Recherche 5104 CNRS - INPG - UJF Centre Equation 2, avenue de VIGNATE F-38610 GIERES tel : +33 456 52 03 40 fax : +33 456 52 03 50 http://www-verimag.imag.fr Real-time Testing with Timed
More informationAN ABSTRACTION TECHNIQUE FOR REAL-TIME VERIFICATION
AN ABSTRACTION TECHNIQUE FOR REAL-TIME VERIFICATION Edmund M. Clarke, Flavio Lerda, Muralidhar Talupur Computer Science Department Carnegie Mellon University Pittsburgh, PA 15213 {flerda,tmurali,emc}@cs.cmu.edu
More informationMoby/plc { Graphical Development of. University of Oldenburg { Department of Computer Science. P.O.Box 2503, D Oldenburg, Germany
Moby/plc { Graphical Development of PLC-Automata??? Josef Tapken and Henning Dierks University of Oldenburg { Department of Computer Science P.O.Box 2503, D-26111 Oldenburg, Germany Fax: +49 441 798-2965
More informationThe Spin Model Checker : Part I/II
The Spin Model Checker : Part I/II Moonzoo Kim CS Dept. KAIST Korea Advanced Institute of Science and Technology Motivation: Tragic Accidents Caused by SW Bugs 2 Cost of Software Errors June 2002 Software
More informationIntroduction to Lab 2
Introduction to Lab 2 Programming LEGO Mindstorms NXT using Ada Jakaria Abdullah 19 September 2017 Jakaria Abdullah Lab 2: LEGO 19 September 2017 1 / 24 Lab 2: Programming LEGO NXTs using Ada Lab goals:
More informationMobile Agents. Uwe Lämmel. Hochschule Wismar Wismar University of Technology, Business, and Design Business School. Mobile Agents LEGO RCX -1 -
Mobile Agents Hochschule Wismar Wismar University of Technology, Business, and Design Business School u.laemmel@wi.hs-wismar.de www.wi.hs-wismar.de/~laemmel/ -1 - Contents RCX-LEGO-Robot: The Hardware
More informationPromela and SPIN. Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH. Promela and SPIN
Promela and SPIN Mads Dam Dept. Microelectronics and Information Technology Royal Institute of Technology, KTH Promela and SPIN Promela (Protocol Meta Language): Language for modelling discrete, event-driven
More informationApplied Formal Methods - From CSP to Executable Hybrid Specifications
Applied Formal Methods - From CSP to Executable Hybrid Specifications Jan Peleska Technologie-Zentrum Informatik TZI, Universität Bremen and Verified Systems International GmbH, jp@verified.de Overview
More informationA Formalization of Global Simulation Models for Continuous/Discrete Systems
A Formalization of Global Simulation Models for Continuous/Discrete Systems L. Gheorghe, F. Bouchhima, G. Nicolescu, H. Boucheneb Ecole Polytechnique Montréal luiza.gheorghe@polymtl.ca Keywords: Co-Simulation,
More informationAn Exercise in Iterative Domain- Specific Language Design. Marcel van Amstel Mark van den Brand Luc Engelen
An Exercise in Iterative Domain- Specific Language Design Marcel van Amstel Mark van den Brand Luc Engelen Introduction Simple Language for Communicating Objects (SLCO) What are the main influences on
More informationValidation and Performance Analysis
Validation and Performance Analysis of CPS in UPPAAL Kim G. Larsen Aalborg University, DENMARK Cyber Physical Systems Discrete OPTIMAL: finding a controller for a given system such that a certain optimality
More informationVERIFICATION OF GIOTTO BASED EMBEDDED CONTROL SYSTEMS
Nordic Journal of Computing VERIFICATION OF GIOTTO BASED EMBEDDED CONTROL SYSTEMS RAJIV KUMAR PODDAR PURANDAR BHADURI Department of Computer Science and Engineering Indian Institute of Technology Guwahati,
More information