Using Memcahed as real-time database in the SPARC Control System. G. Di Pirro,, E. Pace, INFN LNF, Italy

Size: px
Start display at page:

Download "Using Memcahed as real-time database in the SPARC Control System. G. Di Pirro,, E. Pace, INFN LNF, Italy"

Transcription

1 Using Memcahed as real-time database in the SPARC Control System G. Di Pirro,, E. Pace, INFN LNF, Italy

2 The Frascati Laboratory DAFNE electron positron collider SPARC_LAB Free Electron Laser 2

3 The SPARC_LAB Facility SPARC_LAB is a facility based on the unique combination of high brightness electron beams, from the SPARC photo-injector, with high intensity ultra-short laser pulses, from FLAME. It will allow the investigation of all the different configurations of plasma acceleration and the development of a wide spectrum inter-disciplinary leading-edge research activity with advanced radiation sources, e.g. x-ray and THz radiation.

4 SPARC Photoinjector Diagnostic and Matching 170 MeV S-band linac 12 m Velocity Bunching Long Solenoids S-band Gun 44 th LNF SC Meeting, June 4 th, 2012 PCaPAC 2012, VECC, Kolcata, India 4

5 SPARC Photoinjector C_Band driver Velocity Bunching THz Radiation LWFA_ext THz Radiation LASER COMB Thomson PWFA DWFA FEL 44 th LNF SC Meeting, June 4 th, 2012 FEL Single Spike PCaPAC 2012, VECC, Kolcata, India 5

6 FLAME: a 300 TW Ti:Sa Laser 44 th LNF SC Meeting, June 4 th, 2012 PCaPAC 2012, VECC, Kolcata, India 6

7 The SPARC_LAB Layout Interaction chamber Plasma capillary 300 TW, < 25 fs Ti:Sa laser Thomson scattering beamline Plasma Acceleration beamline Test bench beamline for THz, EOS, advanced BPMs Undulator beamline THz beamline 44 th LNF SC Meeting, June 4 th, 2012 PCaPAC 2012, VECC, Kolcata, India 7

8 New SPARC Layout RF Modulator 3 Vacuum pump 38 Vacuometer 14 Progammble Delay 6 Magnet PS 100 Flags 30 Camera 40 Beam Position Monitor 26 Beam Current Monitor 4 8

9 CONTROL SYSTEM Operating system download Data storage Data base... Electronic logbook Web information Automatic acquisition... First level server service gigabit switch SECOND LEVEL MAGNET VACUUM DIAGNOSTI C.. THIRD LEVEL 9

10 acquires any commands from a console or from another computer puts them in a queue for execution. Sends the clusters of the elements under control at the request of the higher level Initializes all the variables for data communication and acquires information about the elements under controlled and perform any hardware initialization execute the command if present in the command queue. The second operation is the control operation. automatically writes a SQL database (PostgreSQL) of the parameters considered most significant. Saving can be done either periodically or upon significant change 10

11 HISTORY DATA COMMAND COMMAND INIT DATA History DATA Live DATA Live DATA 11

12 The whole control system was developed using LabView The control system (hardware & software) is completely defined, tested and used. All element of the machine are under control BUT Bad performance on the console window when one front-end process is stopped Slow performance when multiple interconnection 12

13 Cloud 13

14 HISTORY DATA Live DATA History DATA INIT DATA 14

15 !CHAOS L. Catani FRID01 Introducing the!chaos Control Systems Framework 15

16 Test #3.1 n x writing CU 20 x reading clients 8 core RAM 16GB writing every... (msec) #CU (Write) #clients (Read) #servers #processes/ server ? ? CPU load (%)

17 Test #3.2 8 core RAM 16GB x reading clients writing every... (msec) #CU (Write) #clients (Read) #servers #processes/ server (1 per core) (1 per core) (1 per core) 0 CPU load (%)

18 Test #4 20 x Hz 91,2 MBytes/sec! 8 core RAM 16GB 2 x reading clients s4_hardware1_w20_m20_buff100000_rd10 s4_hardware1_w20_m20_buff100000_rd12

19 Measured transfer time between front+end CU and a Client application via DOC for a different number of Concurrent clients reading the same key/value being Continuously updated by the CU. 19

20 Memcahed Open source

21 What is it Key/value store Store everything in RAM Forgetting data is a feature No persistent storage 21

22 What isn t it Database HTTP accelerator 22

23 Architecture Divided into two parts: server client Important: "intelligence" split between client and server 23

24 Server Stores the key / value pairs Clear stored data when: Is reached the deadline set by the user Runs out of memory available Not 'aware of the other server: Do not talk to them There isn t synchronization There are no messages in broadcast Don t know what is stored. 24

25 Client Available for the main programming languages Has a list of all servers Chooses each time the server on which to store data Know what to do when a server is not reach Takes care of serializing the values to be stored Know how to retrieve data 25

26 Labview implementation 26

27 Exist C library But Simple TCP/IP comunication Packet Structure 24 bytes HEADER Required Sizes are defined in the header EXTRA FIELD (Command Specific) KEY VALUE As needed 27

28 Packet Structure HEADER Two types of headers: Request Header Response Header 28

29 The Request Header MAGIC Opcode (1 byte) (1 byte) Extra Length Data Type (1 byte) (1 byte) Total Body Length (4 bytes) Opaque (4 bytes) CAS (Compare and Swap) (8 bytes) Key Length (2 bytes) Reserved (2 bytes) MAGIC 0x80 = Request Packet 29

30 The Response Header MAGIC Opcode (1 byte) (1 byte) Extra Length Data Type (1 byte) (1 byte) Total Body Length (4 bytes) Opaque (4 bytes) CAS (Compare and Swap) (8 bytes) Key Length (2 bytes) Status (2 bytes) MAGIC 0x81 = Request Packet 30

31 OPCODE Represents the Command Type 0x00 => Get 0x01 => Set 0x02 => Add 0x03 => Replace 0x04 => Delete 0x05 => Increment 0x06 => Decrement 0x07 => Quit x08 => Flush 0x09 => GetQ 0x0A => No-op 0x0B => Version 0x0C => GetK 0x0D => GetKQ 0x0E => Append 0x0F => Prepend 0x11 => Stats 31

32 Write Data 32

33 Read data 33

34 34

35 Removed from Front-end cpu 35

36 Object abstraction MG1Sta.ctl static variables (parameters) MG1HCISta.ctl recordclass maxcmdexetime#0 0 elemname maxcmdexetime#1 maxcmdexetime#2 maxcmdexetime#3 interpolcoeff elemtype 0 polarityswitch dynamic variables MG1Dyn.ctl elemname sysflags status 0 consolename 0 errormask cmdexestarttime maxcmdexetime cmdexecution 0 online bypass remote busy readoutarray triggerarmed 0 readoutname slope offset min max sensitivity errorrange rampon currentpresetting statussetting 0 polaritysetting 0 currentsetting slewratesetting cyclemode 0 outputpolarity 0 settingarray outputcurr KEY definition <element name>_dyn <element name>_sta <element name>_dat 0 settingname slope offset min max precision MG1ExtraSta serialchid 0 slaveaddress 0 E642PgmTable slewratereadout outputvolt faults

37 37

38 Hardware server CPU RAM Ethernet Intel Xeon 3 GHz 1 Gbyte 1 Gbit Image statistic Image 640x bit 40 ms sample variance 8 ms ( byte) Image 640x480 8 bit 23 mssample variance 8 ms ( byte) Don t see variation from 1 until 4 consoles in acquisition 38

39 Conclusion The use of cached data has demonstrated both in performance and in simplicity of realization. Now the control system is completely past to use Memcached as RTDB. 39

A New Low Level Processor for the DAFNE Control System. G. Di Pirro, G. Mazzitelli, I. Sfiligoi, A. Stecchi INFN-LNF Italy

A New Low Level Processor for the DAFNE Control System. G. Di Pirro, G. Mazzitelli, I. Sfiligoi, A. Stecchi INFN-LNF Italy A New Low Level Processor for the DAFNE Control System G. Di Pirro, G. Mazzitelli, I. Sfiligoi, A. Stecchi INFN-LNF Italy The DAFNE e+/e-? -factory DAFNE layout RF cavities Vacuum pumps Vacuometers Kickers

More information

Synchronization and pump-probe experiments

Synchronization and pump-probe experiments Synchronization and pump-probe experiments by Stefan Düsterer Outline o Pump-probe probe infrastructure VUV + VUV VUV + optical o o Temporal overlap and jitter As example: the pump-probe probe chamber

More information

Time-Resolved measurements by FEL spontaneous emission: A proposal for sub-picosecond pumps & probe structural and spectrometric investigations

Time-Resolved measurements by FEL spontaneous emission: A proposal for sub-picosecond pumps & probe structural and spectrometric investigations Time-Resolved measurements by FEL spontaneous emission: A proposal for sub-picosecond pumps & probe structural and spectrometric investigations V. Rossi Albertini, B. Paci & P. Perfetti Istituto di Struttura

More information

DAQ for FLASH operations and experiments

DAQ for FLASH operations and experiments DAQ for FLASH operations and experiments DESY, Hamburg: A.Agababyan, G.Grygiel, B.Fominykh, O.Hensler, R.Kammering, L.Petrosyan, K.Rehlich, V.Rybnikov, DESY, Zeuthen: A.Assova, G.Dimitrov, G.Trowitzsch,

More information

Presented by Marco Lonza

Presented by Marco Lonza Status Report of the FERMI@Elettra Control System A. Abrami, F. Asnicar, L. Battistello, A.I. Bogani, R. Borghes, V. Chenda, S. Cleva, A. Curri, M. De Marco, M. Dos Santos, G. Gaio, F. Giacuzzo, G. Kourousias

More information

CSE 473 Introduction to Computer Networks. Exam 1. Your name: 9/26/2013

CSE 473 Introduction to Computer Networks. Exam 1. Your name: 9/26/2013 CSE 473 Introduction to Computer Networks Jon Turner Exam 1 Your name: 9/26/2013 1. (10 points). A user in Chicago, connected to the internet via a 100 Mb/s (b=bits) connection retrieves a 250 KB (B=bytes)

More information

Laser readiness for all optical EUV FEL

Laser readiness for all optical EUV FEL Laser readiness for all optical EUV FEL Akira Endo EUVA (Extreme Ultraviolet Lithography System Development Association) EUVL Source Workshop 19 October, 2006 Barcelona, Spain Acknowledgments This work

More information

143A: Principles of Operating Systems. Lecture 6: Address translation. Anton Burtsev January, 2017

143A: Principles of Operating Systems. Lecture 6: Address translation. Anton Burtsev January, 2017 143A: Principles of Operating Systems Lecture 6: Address translation Anton Burtsev January, 2017 Address translation Segmentation Descriptor table Descriptor table Base address 0 4 GB Limit

More information

TANGO. mature system strong collaboration co-development. lots of features embedded too

TANGO. mature system strong collaboration co-development. lots of features embedded too PCaPAC06 Summary day #1 TANGO mature system strong collaboration co-development lots of features embedded too PETRA III based on well established technologies: TINE, ACOP, cpci, CAN,. shared responsibilities

More information

238P: Operating Systems. Lecture 5: Address translation. Anton Burtsev January, 2018

238P: Operating Systems. Lecture 5: Address translation. Anton Burtsev January, 2018 238P: Operating Systems Lecture 5: Address translation Anton Burtsev January, 2018 Two programs one memory Very much like car sharing What are we aiming for? Illusion of a private address space Identical

More information

Software Development for Linear Accelerator Data Acquisition Systems

Software Development for Linear Accelerator Data Acquisition Systems Software Development for Linear Accelerator Data Acquisition Systems Jackson DeBuhr Department of Physics, Applied Physics, and Astronomy, Rensselaer Polytechnic Institute, Troy, NY, 12180 (Dated: August

More information

Comissioning of the IR beamline at FLASH. DESY.DE

Comissioning of the IR beamline at FLASH. DESY.DE Comissioning of the IR beamline at FLASH Michael.Gensch @ DESY.DE IR Undulator Beamline at FLASH First light 2 FLASH experimental hall before installation of IR beamline BL1 PG2 BL2 BL3 fs Laser 3 FLASH

More information

Embedded System Design

Embedded System Design Embedded System Design Lecture 5 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University What We Have Covered So Far Instruction Set Architecture How CPU interacts with I/O controllers

More information

FNPL control system: an overview

FNPL control system: an overview FNPL control system: an overview Philippe PIOT, FNAL Overview of FNPL controls System needed to be controlled Some personal thoughts Present infrastructure at FNPL Optical room Cryogenic system Optical

More information

Event-Synchronized Data Acquisition System of 5 Giga-bps Data Rate for User Experiment at the XFEL Facility, SACLA

Event-Synchronized Data Acquisition System of 5 Giga-bps Data Rate for User Experiment at the XFEL Facility, SACLA Event-Synchronized Data Acquisition System of 5 Giga-bps Data Rate for User Experiment at the XFEL Facility, SACLA Mitsuhiro YAMAGA JASRI Oct.11, 2011 @ICALEPCS2011 Contents: Introduction Data Acquisition

More information

Exploring a New Paradigm for Accelerators and Large Experimental Apparatus Control Systems

Exploring a New Paradigm for Accelerators and Large Experimental Apparatus Control Systems Exploring a New Paradigm for Accelerators and Large Experimental Apparatus Systems L. Catani, R. Ammendola, F. Zani, C. Bisegni, S. Calabrò, P. Ciuffetti, G. Di Pirro, G. Mazzitelli, A. Stecchi, L.G. Foggetta

More information

Pump-probe. probe optical laser systems at FLASH. S. Düsterer

Pump-probe. probe optical laser systems at FLASH. S. Düsterer Pump-probe probe optical laser systems at FLASH S. Düsterer Outline Current status of the laser systems ( what is working) Planned upgrades till spring 2010 ( what will be working) The future. Lasers from

More information

Detectors for Future Light Sources. Gerhard Grübel Deutsches Elektronen Synchrotron (DESY) Notke-Str. 85, Hamburg

Detectors for Future Light Sources. Gerhard Grübel Deutsches Elektronen Synchrotron (DESY) Notke-Str. 85, Hamburg Detectors for Future Light Sources Gerhard Grübel Deutsches Elektronen Synchrotron (DESY) Notke-Str. 85, 22607 Hamburg Overview Radiation from X-Ray Free Electron lasers (XFEL, LCLS) Ultrafast detectors

More information

Transverse Coherence of a Vacuum Ultraviolet Free Electron Laser

Transverse Coherence of a Vacuum Ultraviolet Free Electron Laser Transverse Coherence of a Vacuum Ultraviolet Free Electron Laser Rasmus Ischebeck March 16, 2004 Transverse Coherence of a VUV Free Electron Laser Introduction Relevance of Coherence Definition and Measurements

More information

COMP 273 Winter physical vs. virtual mem Mar. 15, 2012

COMP 273 Winter physical vs. virtual mem Mar. 15, 2012 Virtual Memory The model of MIPS Memory that we have been working with is as follows. There is your MIPS program, including various functions and data used by this program, and there are some kernel programs

More information

Distributed Systems. 29. Distributed Caching Paul Krzyzanowski. Rutgers University. Fall 2014

Distributed Systems. 29. Distributed Caching Paul Krzyzanowski. Rutgers University. Fall 2014 Distributed Systems 29. Distributed Caching Paul Krzyzanowski Rutgers University Fall 2014 December 5, 2014 2013 Paul Krzyzanowski 1 Caching Purpose of a cache Temporary storage to increase data access

More information

Text for the class, Pump and probe technique for picosecond time-resolved x-ray diffraction at the Cheiron School

Text for the class, Pump and probe technique for picosecond time-resolved x-ray diffraction at the Cheiron School Yoshihito Tanaka, Kiminori Ito Oct. 3-4, 2011 Text for the class, Pump and probe technique for picosecond time-resolved x-ray diffraction at the Cheiron School 1. Introduction 1-1. Purpose The pulsed nature

More information

XES PCDS to LUSI XCS Instrument ICD DRAFT

XES PCDS to LUSI XCS Instrument ICD DRAFT INTERFACE CONTROL DOCUMENT (ICD) Doc. No. SP-391-001-25 R0 LUSI SUB-SYSTEM XCS XES PCDS to LUSI XCS Instrument ICD DRAFT Perry Anthony Author Signature Date Gunther Haller PCDS Manager Signature Date Aymeric

More information

A COMMON SOFTWARE FRAMEWORK FOR FEL DATA ACQUISITION AND EXPERIMENT MANAGEMENT AT FERMI

A COMMON SOFTWARE FRAMEWORK FOR FEL DATA ACQUISITION AND EXPERIMENT MANAGEMENT AT FERMI A COMMON SOFTWARE FRAMEWORK FOR FEL DATA ACQUISITION AND EXPERIMENT MANAGEMENT AT FERMI R. Borghes, V. Chenda, A. Curri, G. Kourousias, M. Lonza, G. Passos, M. Prica, R. Pugliese 1 FERMI overview FERMI

More information

1.0 Introduction. 1.1 General

1.0 Introduction. 1.1 General 1.0 Introduction The Linac Coherent Light Source (LCLS) project at the Stanford Linear Accelerator Center (SLAC) is intended to create an x-ray free electron laser source of unprecedented brightness and

More information

Chapter 7. ARP and RARP MGH T MGH C I 20

Chapter 7. ARP and RARP MGH T MGH C I 20 Chapter 7 ARP and RARP ARP ARP PACKAGE RARP CONTENTS Figure 7-1 ARP and RARP Figure 7-2 Position of ARP and RARP in TCP/IP protocol suite 7.1 A R P Figure 7-3 ARP operation Figure 7-4 ARP packet Figure

More information

Data Challenges in Photon Science. Manuela Kuhn GridKa School 2016 Karlsruhe, 29th August 2016

Data Challenges in Photon Science. Manuela Kuhn GridKa School 2016 Karlsruhe, 29th August 2016 Data Challenges in Photon Science Manuela Kuhn GridKa School 2016 Karlsruhe, 29th August 2016 Photon Science > Exploration of tiny samples of nanomaterials > Synchrotrons and free electron lasers generate

More information

Simple idea 1: load-time linking. Our main questions. Some terminology. Simple idea 2: base + bound register. Protection mechanics.

Simple idea 1: load-time linking. Our main questions. Some terminology. Simple idea 2: base + bound register. Protection mechanics. Our main questions! How is protection enforced?! How are processes relocated?! How is ory partitioned? Simple idea 1: load-time linking! Link as usual, but keep the list of references! At load time, determine

More information

COMMUNICATION MODBUS PROTOCOL

COMMUNICATION MODBUS PROTOCOL COMMUNICATION MODBUS PROTOCOL BOZZA_V04 Conto D6-Pd 05/12/2017 Pag. 1/15 CONTENTS 1.0 ABSTRACT... 2 2.0 DATA MESSAGE DESCRIPTION... 3 2.1 Parameters description... 3 2.2 Data format... 4 2.3 Description

More information

Quick Talking to ControlLogix (PCCC-style)

Quick Talking to ControlLogix (PCCC-style) Quick Talking to ControlLogix (PCCC-style) 1 Packet Formats 1.1 TCP Socket The explicit unconnected messaging we are doing uses a normal TCP socket opened to remote TCP port xaf12 ( or 44818 decimal).

More information

Chapter 8: Input and Output. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V.

Chapter 8: Input and Output. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. 8-1 Principles of Computer Architecture Miles Murdocca and Vincent Heuring 8-2 Chapter Contents 8.1 Simple Bus Architectures 8.2 Bridge-Based Bus Architectures 8.3 Communication Methodologies 8.4 Case

More information

ONLINE SIMULATION FRAMEWORK THROUGH HTTP SERVICES

ONLINE SIMULATION FRAMEWORK THROUGH HTTP SERVICES doi:10.18429/jacow-icalepcs2017- ONLINE SIMULATION FRAMEWORK THROUGH HTTP SERVICES Abstract K.A. Brown, M. Harvey, Y. Jing, P. Kankiya, S. Seletskiy, Collider-Accelerator Department, BNL, Upton, NY, USA

More information

NLC Global Controls Architecture

NLC Global Controls Architecture NLC Global Controls Architecture Global Controls Team Members: R. Humphrey, R. Fuller J. Bogart, S. Clark,, L. Hendrickson, M. Ortega, J. Rock, R. Sass, H. Shoaee, E. Siskind (NYCB) Overview of Control

More information

Instrumentation and Control System

Instrumentation and Control System Instrumentation and Control System Instrumentation and control system plays a crucial role in the commissioning and routine operation of a modern light source like NSRRC. The system at NSRRC was implemented

More information

CSE502: Computer Architecture CSE 502: Computer Architecture

CSE502: Computer Architecture CSE 502: Computer Architecture CSE 502: Computer Architecture Memory / DRAM SRAM = Static RAM SRAM vs. DRAM As long as power is present, data is retained DRAM = Dynamic RAM If you don t do anything, you lose the data SRAM: 6T per bit

More information

A New approach to Control Systems

A New approach to Control Systems A New approach to Control Systems Presented on behalf of the!chaos development team !CHAOS project idea !CHAOS project idea Claudio Bisegni INFN-LNF !CHAOS project idea Overall objectives: enhancement

More information

Text for the class, Pump-Probe Technique for Picosecond Time-resolved X-ray Diffraction at Cheiron School

Text for the class, Pump-Probe Technique for Picosecond Time-resolved X-ray Diffraction at Cheiron School BL19LXU Yoshihito Tanaka, Oct. 2013 Text for the class, Pump-Probe Technique for Picosecond Time-resolved X-ray Diffraction at Cheiron School Abstract The pulsed time structure of synchrotron radiation

More information

DANTE CONTROL SYSTEM DATA FLOW

DANTE CONTROL SYSTEM DATA FLOW K K DAΦNE TECHNICAL NOTE INFN - LNF, Accelerator Division Frascati, February 14, 1994 Note: C-9 DANTE CONTROL SYSTEM DATA FLOW M. Verola 1. Introduction The DANTE (DAΦNE New Tools Environment) Control

More information

Computer Organization

Computer Organization Chapter 5 Computer Organization Figure 5-1 Computer hardware :: Review Figure 5-2 CPU :: Review CPU:: Review Registers are fast stand-alone storage locations that hold data temporarily Data Registers Instructional

More information

LCLS Control Room Requirements

LCLS Control Room Requirements The control room for LCLS will be shared with the Main Control Center (MCC) so that all accelerator operations are coordinated from a single, central location. LCLS shares the main linac with the high-energy

More information

The Lion of storage systems

The Lion of storage systems The Lion of storage systems Rakuten. Inc, Yosuke Hara Mar 21, 2013 1 The Lion of storage systems http://www.leofs.org LeoFS v0.14.0 was released! 2 Table of Contents 1. Motivation 2. Overview & Inside

More information

TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00

TAG Word 0 Word 1 Word 2 Word 3 0x0A0 D2 55 C7 C8 0x0A0 FC FA AC C7 0x0A0 A5 A6 FF 00 ELE 758 Final Examination 2000: Answers and solutions Number of hits = 15 Miss rate = 25 % Miss rate = [5 (misses) / 20 (total memory references)]* 100% = 25% Show the final content of cache using the

More information

Development of Beam Monitor DAQ system for 3NBT at J-PARC

Development of Beam Monitor DAQ system for 3NBT at J-PARC 1th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 1-14 Oct 25, PO1.24-1 (25) Development of Beam Monitor DAQ system for 3NBT at J-PARC M.Ooi 1, T. Kai 1, S. Meigo 1,

More information

Spring 2018 :: CSE 502. Main Memory & DRAM. Nima Honarmand

Spring 2018 :: CSE 502. Main Memory & DRAM. Nima Honarmand Main Memory & DRAM Nima Honarmand Main Memory Big Picture 1) Last-level cache sends its memory requests to a Memory Controller Over a system bus of other types of interconnect 2) Memory controller translates

More information

Virtualizing Agilent OpenLAB CDS EZChrom Edition with VMware

Virtualizing Agilent OpenLAB CDS EZChrom Edition with VMware Virtualizing Agilent OpenLAB CDS EZChrom Edition with VMware Technical Overview Abstract This technical overview describes the considerations, recommended configurations, and host server requirements when

More information

Cloud Programming. Programming Environment Oct 29, 2015 Osamu Tatebe

Cloud Programming. Programming Environment Oct 29, 2015 Osamu Tatebe Cloud Programming Programming Environment Oct 29, 2015 Osamu Tatebe Cloud Computing Only required amount of CPU and storage can be used anytime from anywhere via network Availability, throughput, reliability

More information

FEL diagnostics and control system

FEL diagnostics and control system FEL diagnostics and control system Thomas M. Baumann WP-85, Scientific Instrument SQS Instrument Scientist Satellite meeting Soft X-ray instruments SQS and SCS Hamburg, 24.01.2017 2 Outline FEL diagnostics

More information

Modbus User Manual APPLIED MOTION PRODUCTS, INC. Modbus is a registered trademark of Schneider Electric, licensed to the Modbus Organization, Inc.

Modbus User Manual APPLIED MOTION PRODUCTS, INC. Modbus is a registered trademark of Schneider Electric, licensed to the Modbus Organization, Inc. APPLIED MOTION PRODUCTS, INC. Modbus is a registered trademark of Schneider Electric, licensed to the Modbus Organization, Inc. Covers the following Modbus RTU enabled drives: ST5-Q-RN ST5-Q-RE ST5-Q-NN

More information

Novel Magnetic Field Mapping Technology for Small and Closed Aperture Undulators

Novel Magnetic Field Mapping Technology for Small and Closed Aperture Undulators Novel Magnetic Field Mapping Technology for Small and Closed Aperture Undulators Erik Wallen and Hyun-Wook Kim 06.06.2017 Outline Introduction - Measurement systems at LBNL - Activities at LBNL - Need

More information

Programming with MPI

Programming with MPI Programming with MPI p. 1/?? Programming with MPI Miscellaneous Guidelines Nick Maclaren nmm1@cam.ac.uk March 2010 Programming with MPI p. 2/?? Summary This is a miscellaneous set of practical points Over--simplifies

More information

CIS Operating Systems Memory Management Address Translation for Paging. Professor Qiang Zeng Spring 2018

CIS Operating Systems Memory Management Address Translation for Paging. Professor Qiang Zeng Spring 2018 CIS 3207 - Operating Systems Memory Management Address Translation for Paging Professor Qiang Zeng Spring 2018 Previous class What is logical address? Who use it? Describes a location in the logical memory

More information

May 19, Answer pieces in italics were not required to receive full points.

May 19, Answer pieces in italics were not required to receive full points. (2 pts) Name: (2 pts) User Id: CMPSCI 377: Operating Systems Final Exam May 19, 2003 Answer pieces in italics were not required to receive full points. Problem Topic Max Grade 0-4 1 Memory 30 2 Disk Support

More information

Virtual Memory. CS61, Lecture 15. Prof. Stephen Chong October 20, 2011

Virtual Memory. CS61, Lecture 15. Prof. Stephen Chong October 20, 2011 Virtual Memory CS6, Lecture 5 Prof. Stephen Chong October 2, 2 Announcements Midterm review session: Monday Oct 24 5:3pm to 7pm, 6 Oxford St. room 33 Large and small group interaction 2 Wall of Flame Rob

More information

MID: Materials Imaging and Dynamics Instrument

MID: Materials Imaging and Dynamics Instrument MID: Materials Imaging and Dynamics Instrument A. Madsen 1,*, J. Hallmann 1, T. Roth 1, G. Ansaldi 1, W. Lu 1,2 1 European XFEL 2 Technische Universität Berlin * anders.madsen@xfel.eu XFEL User Meeting

More information

COMMUNICATION MODBUS PROTOCOL

COMMUNICATION MODBUS PROTOCOL COMMUNICATION MODBUS PROTOCOL MFD4E06 - NEMO-D4e PR146 08/03/2018 Pag. 1/16 CONTENTS 1.0 ABSTRACT... 2 2.0 DATA MESSAGE DESCRIPTION... 3 2.1 Parameter description... 3 2.2 Data format... 4 2.3 Description

More information

YDLIDAR F4PRO DEVELOPMENT MANUAL

YDLIDAR F4PRO DEVELOPMENT MANUAL YDLIDAR F4PRO DEVELOPMENT MANUAL Doc #:01.13.000032 文档编码 :01.13.000008 CONTENTS Working Mechanism... 2 System workflow... 2 System Communication... 3 Communication mechanism... 3 System command... 3 System

More information

DISTRIBUTED MICROCONTROLLER BASED CONTROL SCHEME FOR REMOTE CONTROL OF FEL POWER SUPPLY

DISTRIBUTED MICROCONTROLLER BASED CONTROL SCHEME FOR REMOTE CONTROL OF FEL POWER SUPPLY DISTRIBUTED MICROCONTROLLER BASED CONTROL SCHEME FOR REMOTE CONTROL OF FEL POWER SUPPLY Neha Modi 1 1 Mahakal Institute of Technology/Electronics and Communication, Ujjain, India Abstract Infrared Free

More information

CSE 124: Networked Services Lecture-17

CSE 124: Networked Services Lecture-17 Fall 2010 CSE 124: Networked Services Lecture-17 Instructor: B. S. Manoj, Ph.D http://cseweb.ucsd.edu/classes/fa10/cse124 11/30/2010 CSE 124 Networked Services Fall 2010 1 Updates PlanetLab experiments

More information

XUV pulse FLASH

XUV pulse FLASH W (GW) XUV pulse duration @ FLASH 50 85µm with bandpass filter 55 60 Kinetic Energy [ev] 65 70 75 80 85 90 95 100 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 Delay [ps] 80 60 40 20 0 0 50 100 150 200 250 300 t (fs)

More information

DA ΦNE TECHNICAL NOTE

DA ΦNE TECHNICAL NOTE K K DA ΦNE TECHNICAL NOTE INFN - LNF, Accelerator Division Frascati, 07/02/2014 Note: C-21 DJANGO: A TOOL FOR THE ANALYSIS AND PRESENTATION OF THE DAΦNE BEAM INTEGRATED CHARGE DATA F. Agostini, P. Ciuffetti,

More information

Network Design Considerations for Grid Computing

Network Design Considerations for Grid Computing Network Design Considerations for Grid Computing Engineering Systems How Bandwidth, Latency, and Packet Size Impact Grid Job Performance by Erik Burrows, Engineering Systems Analyst, Principal, Broadcom

More information

Computing Infrastructure for Online Monitoring and Control of High-throughput DAQ Electronics

Computing Infrastructure for Online Monitoring and Control of High-throughput DAQ Electronics Computing Infrastructure for Online Monitoring and Control of High-throughput DAQ S. Chilingaryan, M. Caselle, T. Dritschler, T. Farago, A. Kopmann, U. Stevanovic, M. Vogelgesang Hardware, Software, and

More information

Fast data acquisition measurement system for plasma diagnostics using GEM detectors

Fast data acquisition measurement system for plasma diagnostics using GEM detectors Fast data acquisition measurement system for plasma diagnostics using GEM detectors A. Wojenski 1a, K. Pozniak a, G. Kasprowicz a, W. Zabolotny a, A. Byszuk a, P. Zienkiewicz a, M. Chernyshova b, T. Czarski

More information

Acceleration of Virtual Machine Live Migration on QEMU/KVM by Reusing VM Memory

Acceleration of Virtual Machine Live Migration on QEMU/KVM by Reusing VM Memory Acceleration of Virtual Machine Live Migration on QEMU/KVM by Reusing VM Memory Soramichi Akiyama Department of Creative Informatics Graduate School of Information Science and Technology The University

More information

Robert Jamieson. Robs Techie PP Everything in this presentation is at your own risk!

Robert Jamieson. Robs Techie PP Everything in this presentation is at your own risk! Robert Jamieson Robs Techie PP Everything in this presentation is at your own risk! PC s Today Basic Setup Hardware pointers PCI Express How will it effect you Basic Machine Setup Set the swap space Min

More information

AFRecorder 4800R Serial Port Programming Interface Description For Software Version 9.5 (Last Revision )

AFRecorder 4800R Serial Port Programming Interface Description For Software Version 9.5 (Last Revision ) AFRecorder 4800R Serial Port Programming Interface Description For Software Version 9.5 (Last Revision 8-27-08) Changes from Version 9.2 1. The communication baud rate is raised to 9600. 2. Testing with

More information

Multicore Challenge in Vector Pascal. P Cockshott, Y Gdura

Multicore Challenge in Vector Pascal. P Cockshott, Y Gdura Multicore Challenge in Vector Pascal P Cockshott, Y Gdura N-body Problem Part 1 (Performance on Intel Nehalem ) Introduction Data Structures (1D and 2D layouts) Performance of single thread code Performance

More information

Sharing Channels CS 118

Sharing Channels CS 118 Sharing Channels Computer Network Fundamentals Peter Reiher Page 1 Outline Carrier sense channel sharing Naming?? Page 2 Sending without a master 1. Message to send 2. Listen for quiet 3. Send message

More information

Experience of Developing BEPCII Control System. Jijiu ZHAO IHEP, Beijing ICALEPCS2007 October 18, 2007

Experience of Developing BEPCII Control System. Jijiu ZHAO IHEP, Beijing ICALEPCS2007 October 18, 2007 Experience of Developing BEPCII Control System Jijiu ZHAO IHEP, Beijing ICALEPCS2007 October 18, 2007 BEPCII Project The project BEPCII is for upgrading the BEPC (Beijing Electron Positron Collider) to

More information

INTRODUCTION TO COMPUTERS

INTRODUCTION TO COMPUTERS INTRODUCTION TO COMPUTERS When we talk about computers, we really are talking about a Computer System. Computer System: It is a combination of Hardware and Software. This combination allows a computer

More information

experiment E. Pasqualucci INFN, Sez. of University of Rome `Tor Vergata', Via della Ricerca Scientica 1, Rome, Italy

experiment E. Pasqualucci INFN, Sez. of University of Rome `Tor Vergata', Via della Ricerca Scientica 1, Rome, Italy Using SNMP implementing Data Flow and Run Controls in the KLOE experiment E. Pasqualucci INFN, Sez. of University of Rome `Tor Vergata', Via della Ricerca Scientica, 0033 Rome, Italy M. L. Ferrer, W. Grandegger,

More information

Virtual Memory 1. Virtual Memory

Virtual Memory 1. Virtual Memory Virtual Memory 1 Virtual Memory key concepts virtual memory, physical memory, address translation, MMU, TLB, relocation, paging, segmentation, executable file, swapping, page fault, locality, page replacement

More information

Find the physical addresses of virtual addresses: 0, 8192, 20, 4100, : : : : : 24684

Find the physical addresses of virtual addresses: 0, 8192, 20, 4100, : : : : : 24684 Memory [KB = 1024 Bytes = 2 10 Bytes, MB = 1024 KB = 2 20 Bytes] 1. Virtual address space =? 64KB Physical address space =? 32KB Page size =? 4KB # of pages =? 16 Frame size =? 4KB # of frames =? 8 Converting

More information

Virtual Memory 1. Virtual Memory

Virtual Memory 1. Virtual Memory Virtual Memory 1 Virtual Memory key concepts virtual memory, physical memory, address translation, MMU, TLB, relocation, paging, segmentation, executable file, swapping, page fault, locality, page replacement

More information

Status of Control System. Hiroshi Kaji

Status of Control System. Hiroshi Kaji Status of Control System Hiroshi Kaji 2 Introduction The aim of control system is to increase integrated luminosity, which directly affects the accuracy of physics results. Our control system are required

More information

Spark Over RDMA: Accelerate Big Data SC Asia 2018 Ido Shamay Mellanox Technologies

Spark Over RDMA: Accelerate Big Data SC Asia 2018 Ido Shamay Mellanox Technologies Spark Over RDMA: Accelerate Big Data SC Asia 2018 Ido Shamay 1 Apache Spark - Intro Spark within the Big Data ecosystem Data Sources Data Acquisition / ETL Data Storage Data Analysis / ML Serving 3 Apache

More information

CIS Operating Systems Memory Management Address Translation. Professor Qiang Zeng Fall 2017

CIS Operating Systems Memory Management Address Translation. Professor Qiang Zeng Fall 2017 CIS 5512 - Operating Systems Memory Management Address Translation Professor Qiang Zeng Fall 2017 Outline Fixed partitions Dynamic partitions Con$guous alloca$on: Each process occupies a con$guous memory

More information

Virtualization, Xen and Denali

Virtualization, Xen and Denali Virtualization, Xen and Denali Susmit Shannigrahi November 9, 2011 Susmit Shannigrahi () Virtualization, Xen and Denali November 9, 2011 1 / 70 Introduction Virtualization is the technology to allow two

More information

Ekran System System Requirements and Performance Numbers

Ekran System System Requirements and Performance Numbers Ekran System System Requirements and Performance Numbers Table of Contents System Requirements... 3 Performance Numbers... 6 Database Statistics... 8 2 System Requirements Ekran System claims different

More information

Modbus TCP + Ethernet EN

Modbus TCP + Ethernet EN Version 0.10 2015 dieentwickler Elektronik GmbH Linzer Straße 4, 4283 Bad Zell / AUSTRIA Telefon: +43 7263 20900-0, Telefax: +43 7263 20900-4 office@dieentwickler.at, www.dieentwickler.at Preface Table

More information

Chapter 8 :: Topics. Chapter 8 :: Memory Systems. Introduction Memory System Performance Analysis Caches Virtual Memory Memory-Mapped I/O Summary

Chapter 8 :: Topics. Chapter 8 :: Memory Systems. Introduction Memory System Performance Analysis Caches Virtual Memory Memory-Mapped I/O Summary Chapter 8 :: Systems Chapter 8 :: Topics Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Introduction System Performance Analysis Caches Virtual -Mapped I/O Summary Copyright

More information

The (upcoming) digital real-time positron lifetime measurement of EPOS

The (upcoming) digital real-time positron lifetime measurement of EPOS The (upcoming) digital real-time positron lifetime measurement of EPOS A. Krille 1 R. Krause-Rehberg 1 F. Becvar 2 G. Brauer 3 1 Fachbereich Physik, Martin-Luther-University Halle 2 Department of Low-Temperature

More information

EECS 482 Introduction to Operating Systems

EECS 482 Introduction to Operating Systems EECS 482 Introduction to Operating Systems Winter 2018 Baris Kasikci Slides by: Harsha V. Madhyastha OS Abstractions Applications Threads File system Virtual memory Operating System Next few lectures:

More information

Radiation Protection in Experimental Hutches at European XFEL. Safety and Radiation Protection Group

Radiation Protection in Experimental Hutches at European XFEL. Safety and Radiation Protection Group Radiation Protection in Experimental Hutches at European XFEL Safety and Radiation Protection Group Topics 2 Typical Hutch Layout at XFEL Shielding Calculations for Radiation Hutches Design of Optical

More information

An Implemetation of the Virtual Accelerator in the Tango Control System

An Implemetation of the Virtual Accelerator in the Tango Control System An Implemetation of the Virtual Accelerator in the Tango Control System ICAP-2012, Rostock, 20-08-2012 Piotr Goryl The Solaris, Jagiellonian University, Krakow, PL The MAX IV Laboratory, Lund University,

More information

IMPROVEMENT OF SCREEN MONITOR WITH SUPPRESSION OF COHERENT-OTR FOR SACLA

IMPROVEMENT OF SCREEN MONITOR WITH SUPPRESSION OF COHERENT-OTR FOR SACLA IMPROVEMENT OF SCREEN MONITOR WITH SUPPRESSION OF COHERENT-OTR FOR SACLA S. Matsubara 1, H. Maesaka 1,2, S. Inoue 3, Y. Otake 1,2 1: JASRI, 2: RIKEN SPring-8 Center, 3: SPring-8 Service Co. Ltd. Outline

More information

davidklee.net gplus.to/kleegeek linked.com/a/davidaklee

davidklee.net gplus.to/kleegeek linked.com/a/davidaklee @kleegeek davidklee.net gplus.to/kleegeek linked.com/a/davidaklee Specialties / Focus Areas / Passions: Performance Tuning & Troubleshooting Virtualization Cloud Enablement Infrastructure Architecture

More information

FlexNIC: Rethinking Network DMA

FlexNIC: Rethinking Network DMA FlexNIC: Rethinking Network DMA Antoine Kaufmann Simon Peter Tom Anderson Arvind Krishnamurthy University of Washington HotOS 2015 Networks: Fast and Growing Faster 1 T 400 GbE Ethernet Bandwidth [bits/s]

More information

Scintillators for SwissFEL

Scintillators for SwissFEL P AUL SCHERRER INSTITUT Scintillators for SwissFEL Usage of Scintillators at the SwissFEL Injector Test Facility Rasmus Ischebeck, for the PSI Diagnostics Group Scintillators for SwissFEL Profile monitors

More information

TSB Software Reference Manual

TSB Software Reference Manual TSB Software Reference Manual Temperature Sensors Board Commands Description L. Castellani I.N.F.N. sez. PADOVA 10 December 2009 Document Version 1.4 Firmware Version 2.5 Introduction The TSB emulate the

More information

Changelog. Virtual Memory (2) exercise: 64-bit system. exercise: 64-bit system

Changelog. Virtual Memory (2) exercise: 64-bit system. exercise: 64-bit system Changelog Virtual Memory (2) Changes made in this version not seen in first lecture: 21 November 2017: 1-level example: added final answer of memory value, not just location 21 November 2017: two-level

More information

19: I/O Devices: Clocks, Power Management

19: I/O Devices: Clocks, Power Management 19: I/O Devices: Clocks, Power Management Mark Handley Clock Hardware: A Programmable Clock Pulses Counter, decremented on each pulse Crystal Oscillator On zero, generate interrupt and reload from holding

More information

Adaptive selfcalibration for Allen Telescope Array imaging

Adaptive selfcalibration for Allen Telescope Array imaging Adaptive selfcalibration for Allen Telescope Array imaging Garrett Keating, William C. Barott & Melvyn Wright Radio Astronomy laboratory, University of California, Berkeley, CA, 94720 ABSTRACT Planned

More information

Writing high performance code. CS448h Nov. 3, 2015

Writing high performance code. CS448h Nov. 3, 2015 Writing high performance code CS448h Nov. 3, 2015 Overview Is it slow? Where is it slow? How slow is it? Why is it slow? deciding when to optimize identifying bottlenecks estimating potential reasons for

More information

CSE 141 Spring 2016 Homework 5 PID: Name: 1. Consider the following matrix transpose code int i, j,k; double *A, *B, *C; A = (double

CSE 141 Spring 2016 Homework 5 PID: Name: 1. Consider the following matrix transpose code int i, j,k; double *A, *B, *C; A = (double CSE 141 Spring 2016 Homework 5 PID: Name: 1. Consider the following matrix transpose code int i, j,k; double *A, *B, *C; A = (double *)malloc(sizeof(double)*n*n); B = (double *)malloc(sizeof(double)*n*n);

More information

CSE502: Computer Architecture CSE 502: Computer Architecture

CSE502: Computer Architecture CSE 502: Computer Architecture CSE 502: Computer Architecture Memory / DRAM SRAM = Static RAM SRAM vs. DRAM As long as power is present, data is retained DRAM = Dynamic RAM If you don t do anything, you lose the data SRAM: 6T per bit

More information

Adapter Cards clustered Data ONTAP Fabric-Attached Storage - Current models (page 1 of 5)

Adapter Cards clustered Data ONTAP Fabric-Attached Storage - Current models (page 1 of 5) Adapter Cards - 8.2.4 clustered Fabric-Attached Storage - Current models (page 1 of 5) 8020 8040 out 4p 8Gb FC Op - 9.1RC1, 9.2RC1 2 [1] 4 [1] 8 4 [1] 8 Block Access X1143A-R6 [2] X1049C-R6 4p 1GbE NIC

More information

Caching with Memcached & APC. Ben Ramsey TEK X May 21, 2010

Caching with Memcached & APC. Ben Ramsey TEK X May 21, 2010 Caching with Memcached & APC Ben Ramsey TEK X May 21, 2010 Hi, I m Ben. benramsey.com @ramsey joind.in/1599 What is a cache? A cache is a collection of data duplicating original values stored elsewhere

More information

MINIMUM HARDWARE AND OS SPECIFICATIONS File Stream Document Management Software - System Requirements for V4.2

MINIMUM HARDWARE AND OS SPECIFICATIONS File Stream Document Management Software - System Requirements for V4.2 MINIMUM HARDWARE AND OS SPECIFICATIONS File Stream Document Management Software - System Requirements for V4.2 NB: please read this page carefully, as it contains 4 separate specifications for a Workstation

More information

Direct Mapped Cache Hardware. Direct Mapped Cache. Direct Mapped Cache Performance. Direct Mapped Cache Performance. Miss Rate = 3/15 = 20%

Direct Mapped Cache Hardware. Direct Mapped Cache. Direct Mapped Cache Performance. Direct Mapped Cache Performance. Miss Rate = 3/15 = 20% Direct Mapped Cache Direct Mapped Cache Hardware........................ mem[xff...fc] mem[xff...f8] mem[xff...f4] mem[xff...f] mem[xff...ec] mem[xff...e8] mem[xff...e4] mem[xff...e] 27 8-entry x (+27+)-bit

More information