SPICE tutorial Using NGSpice and Cppsim
|
|
- Shanna Casey
- 6 years ago
- Views:
Transcription
1 SPICE tutorial Using NGSpice and Cppsim Instructor: Prof. Jintae Kim Mixed-Signal Electronics Lab Konkuk University
2 SPICE What is SPICE? - Simulation Program With Integrated Circuit Emphasis - Real-world circuit designs are way too complicated to do hand-analysis - SPICE helps you analyze/verify your circuits by computer simulations What we will learn today - How to install the software - How to create circuit schematics - How to run circuit simulations and check the results 2
3 Circuit Simulations in a Glance Schematic Diagram Done by software (SUE2 in our case) ***** Spice Netlist for Cell 'spice_example3' ***** ************** Module spice_example3 ************** q0 n0 n1 n4 vdd mod_npn m=1 r1 gnd n1 10k.end. op. tran Netlist (text-file) the contains - Description of Circuit - Type of analysis(dc, AC, transient, etc) Waveform viewer (CppSimView in our case) SPICE engine (NGsipce in our case) Operating point Text file (simrun.log) ***** Operating Point Values (Generated from.op Statement) ***** n1 = 2.467e+000 n4 = 1.793e+000 vdd = 5.000e+000 out = 8.700e-001 ***************** End of Operating Point Values 3
4 Software Installation Download Cppsim from Double click on setup_cppsim5.exe file and install the entire package Depending on your windows version, you may need to install some Visual C++ package from Microsoft. This is available at aylang=en&id=29 4
5 Icons on your Desktop SUE2 CppSimView The installation will create several icons on your desktops. Make sure you have - Sue2: Schematic Editor and Circuit simulation - CppSimView: Waveform viewer Now let s double click on Sue2 5
6 Before we begin Download the BJT model file for the class at - mod_npn npn bf=100 is=5.0e-16 vaf=50 + tf=.505ns rb=0 cje=8pf cjc=6.197pf + vjc=.087 mjc=.255.model mod_pnp pnp bf=100 is=1.53e-15 vaf=33 + tf=.609ns rb=0 cje=10pf cjc=14.3pf + vjc=0.55 mjc=0.5 Overwrite this file to your local model file at - Model file is at C:\CppSim\SpiceModels\bipolar.mod 6
7 SUE2 This is a window where you create your own circuits or load saved circuits. Manual is available at the menu: doc Sue 2 manual Also read Doc NGSpice with Cppsim Primer (page 4-17) 7
8 Opening an example Library tab Schematic entry Click on the library tab Synthesizer_Example on the right, and change it into Spice Library is a collection of circuit schematics. We will use cells on Spice library only. In the list of entries, choose spice_example4 8
9 Running the simulations Tools Ngspice Simulation Ngspice Run Menu windows will pop up Click on Netlist/HSPC/Ngspice - If you see Done!, the simulation is completed with no error NGSpice Run menu Wuindows 9
10 Checking DC-operating point In the Ngspice windows, click on View Log File - There is a line called Operating Point Values - It will list node voltages and current at the bias condition for given DC V/I sources in the schematic 10
11 Checking time-domain simulation Click on CppSimView icon in the desktop CppSimView windows pops up - Click on the button on No output file will change into simrun.raw - Click on plotsig( ) and choose plostsig(x, nodes ) (the 1 st entry) - Click on No Nodes will change into nodes and display nodes in the design - Choose in and double click on it - It should display the waveform shown in this slide - In CppSimView, click on Save to Clipboard to copy/paste for future use 11
12 Example: Step 1 File New Schematic - A new schematic window will pop up. Put my_example1 as a file name Click on the middle tab on the right change it into Spice (Cell library) Choose NPN and place it in the schematic window 12
13 Example: Step 2 Place DC_voltage in the schematic Double click on the DC_voltage Change the dc_voltage from 0 to 0.8 Connect + terminal of DC voltage to base using Edit add wire (short-key is w) Connect - terminal of DC voltage to emitter using short-key w 13
14 Example: Step 3 Add another DC_voltage and change voltage to 2.5V and Connect it between collector and emitter Click on global in the devices sub-window and place/connect it to the emitter. Name it as gnd Every schematic needs gnd (treated as a special net). Do File Save 14
15 Example: Step 4 To add name of a net, go to a devices window on the right, and click on name_net Place the symbol near emitter and connect it to emitter using w key Double click on the symbol, put vbe on the name field Do the same thing on vce on the collector node Save the design (shortkey is ctrl+s) 15
16 Example: Step 5 Click on Tools NGspice Simulation Click on Edit Simfile will open test.hspc file. This file contains the type of analysis you want to run. There are three main analyses -.tran is for time-domain simulation (transient simulation) -.op is for bias simulation (operating point simulation) -.dc is for DC sweep simulation (You sweep DC voltage of source) Adding * at the beginning of the line will comment out any statement in test.hspc file. Comment out.tran 5p 40n statement now. Add.probe vbe in the last line of test.hspc file Close test.hspc file, and click on Nsetlist/HSPC/NGSpice to run the simulation. If everything is done correctly, you should see Done! on the NGSpice Run Menu window. Click on View Log File and find out vbe, vbe, and q0_ic Note that q0_ic is the collector current of Q0 16
17 Test.hspc file and simrun.log ***** Parameters for Calculation of Diffusion Regions for CMOS Process > set_mode_diff geo > set_hdout.66u > set_hdin.74u > use_four_sided_perimeter ***** Transistor Model File ***** Specify appropriate CMOS and Bipolar model files below.include '../../../SpiceModels/cmos_013_bsim4.mod'.include '../../../SpiceModels/bipolar.mod ***** Temperature.temp 25 ***** Parameters.param vsupply=1.3 ***** DC Voltage Sources ***** Simulation Options.options post=1 delmax=5p relv=1e-6 reli=1e-6 relmos=1e-6 method=gear ***** Simulation Parameters (.tran or.ac or.dc statements) *.tran 5p 400n **.dc Vsup 0 'vsupply' 0.1 **.ac lin k 10Meg Vsup Test.hspc ***** Have operating point information sent to output file.op You can specify Which analysis you Want to run here Note: can't find init file. Circuit: ***** spice netlist for cell 'my_example1' ***** binary raw file Doing analysis at TEMP = and TNOM = No. of Data Columns : 3 No. of Data Rows : 1 Total elapsed time: seconds. Total DRAM available = MB. DRAM currently available = MB. Total ngspice program size = MB. ***** Operating Point Values (Generated from.op Statement) ***** vbe = 8.000e-001 vce = 2.500e+000 q0_ic = 1.267e-002 Operating Point Analysis result (== bias calculation, large-signal analysis) ***************** End of Operating Point Values ***************** ****** Selectively Probe Signals (uncomment below if you want this).probe vbe Specify which voltage/current In the current you want to measure simrun.log 17
18 Example: Step 6 (DC Sweep) Run DC sweep analysis by adding.dc V in the test.hspc file. This will sweep DC voltage source V1 from 0V to 1.5V with 0.01V step. Click on Netlist/HSPC/NGSpice to run the SPICE simulation again 18
19 Example: Step 7 Open CppSimView click on simrun.raw click on postsig( ) choose plotsig(x, nodes ) click on nodes double click on q0_ic You should see the black screen as shown in this slide. This is collector current of Q0. 19
20 Example: Step 8 Click on zoom tab in CppSimView windows, and it will create several buttons on the plot figure. Click on (M)easure and clik on the waveform. It will create a red circle. Right click on the red circle, and it will make a small pop-up window that shows the measured value You can save the figure by clicking on Save to Cilpboard in CppSimView window 20
21 DC Sweep Simulation I C V BE =0.8V Acceptable Region Soft- Saturation 0.4>V BC >0 Saturation V BC <0 Forward-Active V CE 21
22 Take-Home example: Time-Domain Simulation Construct the schematic shown in this slide and save as my_example3 Use capacitor and sine_voltage cell in Spice library 22
23 Setups for time-domain simulation Time-domain simulation = transient analysis test.hspc file defines what kinds of analysis will be performed. Click on Edit Sim File in NGSpice Run Menu window Modify the transient analysis is.tran 1p 100n. This means that the simulation runs until 100ns with 1ps time step 23
24 Simulation Result: Gain In CppSimView, type plotsig(x, vin; vout ) Vin: 50MHz sinusoid with peak-to-peak 1mV amplitude Vout: same frequency, and amplitude is ~1mV and there is no sign inversion simulated gain = ~1. 24
25 Summary Create a schematic design with transistor (npn, pnp) and voltage/current sources in SPICE library. - Don t forget to use global cell in devices and name it gnd for actual ground node Use name_net cell in devices library for specific net name Edit test.hspc file as you need..dc analysis is used for DC sweep..tran analysis is used for time-domain simulation..op is needed for operation point analysis.probe statement in test.hspc needs to used to specify which voltage and current will be saved for plotting and other post processing. 25
NGspice Primer Within CppSim (Version 5) Framework
NGspice Primer Within CppSim (Version 5) Framework Michael H. Perrott http://www.cppsim.com October 12, 2013 Copyright 2004-2013 by Michael H. Perrott All rights reserved. Table of Contents Introduction...
More informationAnalog IC Simulation. Mentor Graphics 2006
Analog IC Simulation Mentor Graphics 2006 Santa Clara University Department of Electrical Engineering Date of Last Revision: March 29, 2007 Table of Contents 1. Objective... 3 2. Basic Test Circuit Creation...
More informationCadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter
Cadence Tutorial: Schematic Entry and Circuit Simulation of a CMOS Inverter Introduction This tutorial describes the steps involved in the design and simulation of a CMOS inverter using the Cadence Virtuoso
More informationLTSPICE MANUAL. For Teaching Module EE4415 ZHENG HAUN QUN. December 2016
LTSPICE MANUAL For Teaching Module EE4415 ZHENG HAUN QUN December 2016 DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINNERING NATIONAL UNIVERSITY OF SINGAPORE Contents 1. Introduction... 2 1.1 Installation...
More informationLab 2: Functional Simulation Using. Affirma Analog Simulator
Lab 2: Functional Simulation Using Affirma Analog Simulator This Lab will go over: 1. Creating a test bench 2. Simulation in Spectre Spice using the Analog Design environment 1. Creating a test bench:
More informationEE 105 Microelectronic Devices & Circuits FALL 2018 C. Nguyen
1. Objective UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences HSPICE Tutorial The objective of this session is to give initial exposure to the
More informationCadence Schematic Tutorial. EEE5320/EEE4306 Fall 2015 University of Florida ECE
Cadence Schematic Tutorial EEE5320/EEE4306 Fall 2015 University of Florida ECE 1 Remote access You may access the Linux server directly from the NEB Computer Lab using your GatorLink username and password.
More informationPSpice with Orcad 10
PSpice with Orcad 10 1. Creating Circuits Using PSpice Tutorial 2. AC Analysis 3. Step Response 4. Dependent Sources 5. Variable Phase VSin Source Page 1 of 29 Creating Circuits using PSpice Start Orcad
More informationThere are three windows that are opened. The screen that you will probably spend the most time in is the SCHEMATIC page.
Pspice Tutorial Create a new project and select Analog or Mixed A/D. Choose an appropriate project name and a path. A new window pop up with the Pspice project type, select Create a blank project and click
More informationDC Circuit Simulation
Chapter 2 DC Circuit Simulation 2.1 Starting the Project Manager 1. Select Project Manager from the Start All Program Cadence Release 16.5 Project Manager. 2. Select Allegro PCB Designer (Schematic) from
More information1. Working with PSpice:
Applied Electronics, Southwest Texas State University, 1, 13 1. Working with PSpice: PSpice is a circuit simulator. It uses the Kirchhoff s laws and the iv-relation of the used components to calculate
More informationCopyright 2008 Linear Technology. All rights reserved. Getting Started
Copyright. All rights reserved. Getting Started Copyright. All rights reserved. Draft a Design Using the Schematic Editor 14 Start with a New Schematic New Schematic Left click on the New Schematic symbol
More informationS Exercise 1C Testing the Ring Oscillator
S-87.3148 Exercise 1C Testing the Ring Oscillator Aalto University School of Electrical Engineering Department of Micro- and Nanosciences (ECDL) 10.9.2014 1 1 Building the test bench In this exercise,
More informationSOUTHERN POLYTECHNIC S. U.
SOUTHERN POLYTECHNIC S. U. ECET 1012 Laboratory Exercise #4 ELECTRICAL & COMPUTER ENGINEERING TECHNOLOGY Introduction to PSpice Name Lab Section Date Overview: This laboratory experiment introduces the
More informationExperiment 1 Introduction to PSpice
Experiment 1 Introduction to PSpice W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective One of the CAD tools you will be using as an circuit designer is SPICE, a Berkeleydeveloped industry-standard
More informationClick on the SwCAD III shortcut created by the software installation.
LTSpice Guide Click on the SwCAD III shortcut created by the software installation. Select File and New Schematic. Add a component Add a resistor Press R or click the resistor button to insert a resistor.
More informationAPPENDIX-A INTRODUCTION TO OrCAD PSPICE
220 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 221 APPENDIX-A INTRODUCTION TO OrCAD PSPICE 1.0 INTRODUCTION Computer aided circuit analysis provides additional information about the circuit performance that
More informationCPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2)
CPE/EE 427, CPE 527, VLSI Design I: Tutorial #2, Schematic Capture, DC Analysis, Transient Analysis (Inverter, NAND2) Joel Wilder, Aleksandar Milenkovic, ECE Dept., The University of Alabama in Huntsville
More informationFACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT
FACULTY OF ENGINEERING MULTIMEDIA UNIVERSITY LAB SHEET DIGITAL INTEGRATED CIRCUIT DIC1: Schematic Design Entry, Simulation & Verification DIC2: Schematic Driven Layout Drawing (SDL) Design Rule Check (DRC)
More informationGETTING STARTED WITH ADS
ADS Startup Tutorial v2 Page 1 of 17 GETTING STARTED WITH ADS Advanced Design System (ADS) from Agilent Technologies is an extremely powerful design tool for many aspects of electrical and computer engineering
More informationGetting started. Starting Capture. To start Capture. This chapter describes how to start OrCAD Capture.
Getting started 1 This chapter describes how to start OrCAD Capture. Starting Capture The OrCAD Release 9 installation process puts Capture in the \PROGRAM FILES\ORCAD\CAPTURE folder, and adds Pspice Student
More informationIntro to Cadence. Brady Salz. ECE483 Spring 17
Intro to Cadence Brady Salz ECE483 Spring 17 What We re Doing Learn you a Cadence Learn simulation vocabulary Basic schematic guidelines Simulation results Init Before we begin, open a terminal: $ module
More informationExperiment 0: Introduction to Cadence
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE105 Lab Experiments Experiment 0: Introduction to Cadence Contents 1. Introduction...
More informationSetting up an initial ".tcshrc" file
ECE445 Fall 2005 Introduction to SaberSketch The SABER simulator is a tool for computer simulation of analog systems, digital systems and mixed signal systems. SaberDesigner consists of the three tools,
More informationRevision Notes: July2004 Generate tutorial for single transistor analysis. Based on existing schematic entry tutorial developed for ECE410
Cadence Analog Tutorial 1: Schematic Entry and Transistor Characterization Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: July2004 Generate tutorial for
More informationCadence Analog Circuit Tutorial
Cadence Analog Circuit Tutorial Schematic Entry for Analog Designs- Passive Circuits (RLC Circuit) In this tutorial, we will build the circuit shown in figure 1 below, using the Cadence Composer tool.
More informationSimulation examples Chapter overview
Simulation examples 2 Chapter overview The examples in this chapter provide an introduction to the methods and tools for creating circuit designs, running simulations, and analyzing simulation results.
More informationTUTORIAL 1. V1.1 Update on Sept 17, 2003 ECE 755. Part 1: Design Architect IC
TUTORIAL 1 V1.1 Update on Sept 17, 2003 ECE 755 Part 1: Design Architect IC DA-IC provides a design environment comprising tools to create schematics, symbols and run simulations. The schematic editor
More informationCadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group.
Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Andrew Mason and the AMSaC lab group. Revision Notes: Aug. 2003 update and edit A. Mason add intro/revision/contents
More informationEE 210 Lab Assignment #2: Intro to PSPICE
EE 210 Lab Assignment #2: Intro to PSPICE ITEMS REQUIRED None Non-formal Report due at the ASSIGNMENT beginning of the next lab no conclusion required Answers and results from all of the numbered, bolded
More informationCadence Tutorial C: Simulating DC and Timing Characteristics 1
Cadence Tutorial C: Simulating DC and Timing Characteristics Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group Last updated by Patrick O Hara SS15 Document Contents Introduction
More informationLab 1: Analysis of DC and AC circuits using PSPICE
Lab 1: Analysis of DC and AC circuits using PSPICE 1. Objectives. 1) Familiarize yourself with PSPICE simulation software environment. 2) Obtain confidence in performing DC and AC circuit simulation. 2.
More informationFigure 1: ADE Test Editor
Due to some issues that ADE GXL simulation environment has (probably because of inappropriate setup), we will run simulations in the ADE L design environment, which includes all the necessary tools that
More informationThe following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence.
The following is a procedure for extracting a layout, doing a layout vs. schematic check, and then simulating the extracted layout with Cadence. (This might not be the best way, but it works!) 1) Realize
More informationCadence Tutorial. Introduction to Cadence 0.18um, Implementation and Simulation of an inverter. A. Moradi, A. Miled et M. Sawan
Cadence Tutorial Introduction to Cadence 0.18um, Implementation and Simulation of an inverter A. Moradi, A. Miled et M. Sawan Section 1: Introduction to Cadence You will see how to create a new library
More informationManual for Wavenology EM Graphic Circuit Editor. Wave Computation Technologies, Inc. Jan., 2013
Manual for Wavenology EM Graphic Circuit Editor Wave Computation Technologies, Inc. Jan., 2013 1 Introduction WCT Graphic Circuit Editor is used to build a Spice circuit model in WCT EM full wave simulator.
More informationThe original document link is
Tutorial:Analog Artist with HSPICE The original document link is http://www.eda.ncsu.edu/wiki/tutorial:analog_artist_with_hspice This tutorial will introduce you to the Cadence Environment: specifically
More informationCadence Virtuoso Simulation of a pixel
MEMS AND MICROSENSORS 2018/2019 Cadence Virtuoso Simulation of a pixel 11/12/2018 Giorgio Mussi giorgio.mussi@polimi.it Introduction In this lab, we will use Cadence Virtuoso to simulate a sub-array of
More informationPSpice Tutorial. Physics 160 Spring 2006
PSpice Tutorial This is a tutorial designed to guide you through the simulation assignment included in the first homework set. You may either use the program as installed in the lab, or you may install
More informationSelect the technology library: NCSU_TechLib_ami06, then press OK.
ECE 126 Inverter Tutorial: Schematic & Symbol Creation Created for GWU by Anis Nurashikin Nordin & Thomas Farmer Tutorial adapted from: http://www.ee.ttu.edu/ee/cadence/commondirectory/final%20tutorials/digitalcircuitsimulationusingvirtuoso.doc
More informationIntroduction to laboratory exercises in Digital IC Design.
Introduction to laboratory exercises in Digital IC Design. A digital ASIC typically consists of four parts: Controller, datapath, memory, and I/O. The digital ASIC below, which is an FFT/IFFT co-processor,
More informationTUTORIAL How to Use the SPICE Module
TUTORIAL How to Use the SPICE Module February 2018 1 1. Overview The SPICE Module is an add-on option in PSIM. Powered by CoolSPICE developed by CoolCAD Electronics LLC., the SPICE Module provides a SPICE
More informationSPICE Models: ROHM Voltage Detector ICs
SPICE Models: ROHM Voltage Detector ICs BD48 G/FVE,BD49 G/FVE,BD52 G/FVE,BD53 G/FVE, No.10006EAY01 1. INTRODUCTION 1.1 SPICE SPICE is a general-purpose circuit-simulation program for nonlinear DC, nonlinear
More informationGetting Started with Orcad Lite, Release 9.2
Getting Started with Orcad Lite, Release 9.2 Professor Robert Hofinger Purdue University - Columbus You start a new project (program) by going to the File menu in the upper left corner, then New, and then
More informationAMS 0.18 µm PDK Setup and Cadence Tutorial Contributors
AMS 0.18 µm PDK Setup and Cadence Tutorial Contributors Muhammad Ahmed, Sita Asar, and Ayman Fayed, Power Management Research Lab, https://pmrl.osu.edu, Department of Electrical and Computer Engineering,
More informationDefining & Running Circuit Simulation Analyses
Defining & Running Circuit Simulation Analyses Summary Tutorial TU0106 (v1.6) April 20, 2008 This tutorial looks at creating a schematic of an analog filter design that is set up for circuit simulation.
More informationDepartment of Electrical & Electronic Engineeing Imperial College London. E4.20 Digital IC Design. Laboratory 1: Introduction to Electric & WinSPICE
Department of Electrical & Electronic Engineeing Imperial College London E4.20 Digital IC Design Laboratory 1: Introduction to Electric & WinSPICE Objectives By the end of this laboratory session, you
More informationCMOS Design Lab Manual
CMOS Design Lab Manual Developed By University Program Team CoreEl Technologies (I) Pvt. Ltd. 1 Objective Objective of this lab is to learn the Mentor Graphics HEP2 tools as well learn the flow of the
More informationLaboratory 3. EE 342 (VLSI Circuit Design) - Using Spectre netlist and Calculator for simulation
EE 342 (VLSI Circuit Design) Laboratory 3 - Using Spectre netlist and Calculator for simulation By Mulong Li, 2013 1 Background knowledge Spectre: is a SPICE-class circuit simulator. It provides the basic
More informationFundamentos de Electrónica Lab Guide
Fundamentos de Electrónica Lab Guide PSPICE IST-2016/2017 IST-2017/2018 21º nd Semester PSpice-Guide 1. Introduction SPICE is a simulator program for the project of electronic circuits. SPICE is the acronym
More informationHSPICE Tutorial. Prepared by Dongwan Ha. Oct 21, 2008
HSPICE Tutorial Prepared by Dongwan Ha Oct 21, 2008 1 Introduction SPICE is a general purpose analog electronic circuit simulator. It is a powerful program that is used in IC and board-level design to
More informationEE 330 Spring Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2013 Laboratory 2: Basic Boolean Circuits Objective: The objective of this experiment is to investigate methods for evaluating the performance of Boolean circuits. Emphasis will be placed
More informationTUTORIAL How to Use the SPICE Module
TUTORIAL How to Use the SPICE Module November 2017 1 1. Overview The SPICE Module is an add-on option in PSIM. Powered by CoolSPICE developed by CoolCAD Electronics LLC., the SPICE Module provides a SPICE
More informationDOWNLOAD PDF CADENCE WAVEFORM CALCULATOR USER GUIDE
Chapter 1 : CSE / Cadence Tutorial The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems
More informationVirtuoso Layout Editor
This tutorial will cover the basic steps involved in using the Cadence layout editor called Virtuoso, extracting layout, and running simulation on the layout. The inverter layout is used as an example
More informationIntroduction to PSpice
Introduction to PSpice Simulation Software 1 The Origins of SPICE In the 1960 s, simulation software begins CANCER Computer Analysis of Nonlinear Circuits, Excluding Radiation Developed at the University
More informationESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS)
ESE 570 Cadence Lab Assignment 2: Introduction to Spectre, Manual Layout Drawing and Post Layout Simulation (PLS) Objective Part A: To become acquainted with Spectre (or HSpice) by simulating an inverter,
More informationEXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR
EXPERIMENT 1 INTRODUCTION TO MEMS Pro v5.1: DESIGNING a PIEZO- RESISTIVE PRESSURE SENSOR 1. OBJECTIVE: 1.1 To learn and get familiar with the MEMS Pro environment and tools 1.2 To learn the basis of process
More informationLab 5: Circuit Simulation with PSPICE
Page 1 of 11 Laboratory Goals Introduce text-based PSPICE as a design tool Create transistor circuits using PSPICE Simulate output response for the designed circuits Introduce the Tektronics 571 Curve
More informationMENTOR GRAPHICS IC DESIGN MANUAL. Schematic & Simulation. Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun
MENTOR GRAPHICS IC DESIGN MANUAL Schematic & Simulation By Gun Jun K Praveen Jayakar Thomas Zheng Huan Qun August 2004 Signal Processing & VLSI Design Laboratory Department of Electrical & Computer Engineering
More informationSCHEMATIC1 SCHEMATIC2 SCHEMATIC1 SCHEMATIC2 SCHEMATIC3 PAGE1 PAGE2 PAGE3 PAGE1 PAGE1 PAGE2 PAGE1 PAGE1 PAGE2
An OrCAD Tutorial Dr. S.S.Limaye 1. Introduction OrCAD is a suite of tools from Cadence company for the design and layout of printed circuit boards (PCBs). This is the most popular tool in the industry.
More informationMentor Graphics VLSI CAD Tutorials
VLSI Design Flow Using Mentor-Graphics Tools Mentor Graphics VLSI CAD Tutorials School of Engineering Santa Clara University Santa Clara, CA 95053 At the Design Center, School of Engineering, of Santa
More informationCadence Virtuoso Schematic Design and Circuit Simulation Tutorial
Cadence Virtuoso Schematic Design and Circuit Simulation Tutorial Introduction This tutorial is an introduction to schematic capture and circuit simulation for ENGN1600 using Cadence Virtuoso. These courses
More information1. INTRODUCTION. PSpice with OrCAD Capture (release 16.6 edition)
1. INTRODUCTION SPICE (Simulation Program for Integrated Circuits Emphasis.) is a powerful general purpose analog and mixed-mode circuit simulator that is used to verify circuit designs and to predict
More informationParameter Sweep. Description. Setup. Parameters. Modified by on 13-Sep-2017
Parameter Sweep Old Content - visit altium.com/documentation Modified by on 13-Sep-2017 Description The Parameter Sweep feature allows you to sweep the value of a device in defined increments, over a specified
More informationSystemVision Example: H-Bridge SPICE Motor Controller
SystemVision Example: H-Bridge SPICE Motor Controller Copyright Mentor Graphics Corporation 2003 All Rights Reserved. This document contains information that is proprietary to Mentor Graphics Corporation.
More informationTINA-TI Simulation Software. Application Note
TINA-TI Simulation Software Application Note Phil Jaworski Design Team 6 11/16/2012 Abstract TINA-TI is a circuit design and simulation tool created by both Texas Instruments and DesignSoft that has helped
More informationCadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group.
Cadence Tutorial A: Schematic Entry and Functional Simulation Created for the MSU VLSI program by Professor A. Mason and the AMSaC lab group. Revision Notes: Jan. 2006 Updated for use with spectre simulator
More informationUsing PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I
Using PSpice to Simulate Transmission Lines K. A. Connor Summer 2000 Fields and Waves I We want to produce the image shown above as a screen capture or below as the schematic of this circuit. R1 V1 25
More informationLesson 2: DC Bias Point Analysis
2 Lesson 2: DC Bias Point Analysis Lesson Objectives After you complete this lesson you will be able to: Create a simulation profile for DC Bias analysis Netlist the design for simulation Run a DC Bias
More informationEE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits
EE 330 Spring 2018 Laboratory 2: Basic Boolean Circuits Contents Objective:... 2 Part 1: Introduction... 2 Part 2 Simulation of a CMOS Inverter... 3 Part 2.1 Attaching technology information... 3 Part
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2000 Lab 1 Introduction to Xilinx Design Software 1 Objectives In this
More informationCS755 CAD TOOL TUTORIAL
CS755 CAD TOOL TUTORIAL CREATING SCHEMATIC IN CADENCE Shi-Ting Zhou shi-ting@cs.wisc.edu After you have figured out what you want to design, and drafted some pictures and diagrams, it s time to input schematics
More informationSPICE Introduction Laboratory Dr. Lynn Fuller, Erin Sullivan Electrical and Microelectronic Engineering
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING SPICE Introduction Laboratory Dr. Lynn Fuller, Erin Sullivan Electrical and 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationStart ADS and Create an Empty Project
Start ADS and Create an Empty Project Look for a desktop icon or start menu item entitled Advanced Design System 2011 ADS will start up and you will see ultimately: ADS Session 1 click for new project
More informationCadence Tutorial D: Using Design Variables and Parametric Analysis Document Contents Introduction Using Design Variables Apply Apply
Cadence Tutorial D: Using Design Variables and Parametric Analysis Created for the MSU VLSI program by Casey Wallace Last Updated by: Patrick O Hara SS15 Document Contents Introduction Using Design Variables
More informationTABLE OF CONTENTS 1.0 PURPOSE INTRODUCTION ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2
TABLE OF CONTENTS 1.0 PURPOSE... 1 2.0 INTRODUCTION... 1 3.0 ESD CHECKS THROUGHOUT IC DESIGN FLOW... 2 3.1 PRODUCT DEFINITION PHASE... 3 3.2 CHIP ARCHITECTURE PHASE... 4 3.3 MODULE AND FULL IC DESIGN PHASE...
More informationEE115C Digital Electronic Circuits. Tutorial 2: Hierarchical Schematic and Simulation
EE115C Digital Electronic Circuits Tutorial 2: Hierarchical Schematic and Simulation The objectives are to become familiar with Virtuoso schematic editor, learn how to create the symbol view of basic primitives,
More informationLTspice Getting Started Guide. Copyright 2007 Linear Technology. All rights reserved.
Copyright 2007 Linear Technology. All rights reserved. Why Use LTspice? Stable SPICE circuit simulation with Unlimited number of nodes Schematic/symbol editor Waveform viewer Library of passive devices
More informationEE 471: Transport Phenomena in Solid State Devices
EE 471: Transport Phenomena in Solid State Devices HW7 Due: 4/17/18 For this homework, you will download a free PC version of the industry standard SPICE circuit simulator called LTspice, provided by Linear
More informationSUE Design Manager Tutorial. Version 4.3. Micro Magic Tools. Juniper Networks, Inc.
SUE Design Manager Tutorial Micro Magic Tools Version 4.3 Juniper Networks, Inc. 1194 North Mathilda Avenue Sunnyvale, CA 94089 USA 408-745-2000 www.micromagic.com Part Number: SUE4.3, Revision 1 Copyright
More informationTutorial 1.5: The Design and Simulation of a D Flip-flop (Last updated: Sept. 8, 2008)
Tutorial 1.5: The Design and Simulation of a D Flip-flop (Last updated: Sept. 8, 2008) Introduction Tutorial 1 described the design flow for combination logic. This tutorial describes a few additional
More informationLAB EXERCISE 3 Harmonic Balance Techniques
ADS 2012 Circuit Simulation Techniques (v.2 - April 2013) LAB EXERCISE 3 Harmonic Balance Techniques Topics: Harmonic Balance simulations are covered including swept variables, 2-tone simulations, equations
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F4 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 30/05/2014-1 ATLCE - F4-2011
More informationLab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation
Lab 1: Cadence Custom IC design tools- Setup, Schematic capture and simulation Brittany Duffy EE 330- Integrated Electronics Lab Section B Professor Randy Geiger 1/24/13 Introduction The main goal of this
More informationEE4111 Advanced Analog Electronics Design. Spring 2009 Experiment #4 April 6 ~ April 17
EE4111 Advanced Analog Electronics Design Spring 2009 Experiment #4 April 6 ~ April 17 Setup Cadence in VLSI Lab 1) Copy files $ cp r /home/grads/ee4111ta ~/ 2) Edit your.cshrc file -- Include the following
More informationTutorial on getting started in Cadence. Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma
Tutorial on getting started in Cadence Advanced Analog Circuits Spring 2015 Instructor: Prof. Harish Krishnaswamy TA: Jahnavi Sharma Getting Started Start Cadence from the terminal by using the command
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Fall 2000 Original Lab By: J.Wawrzynek and N. Weaver Edited by B. Choi, R.
More informationDRC and LVS checks using Cadence Virtuoso Version 3.0
DRC and LVS checks using Cadence Virtuoso Version 3.0 Start virtuoso l l Open a virtuoso session in the directory which contains the required cds.lib and lib.def files. Command : virtuoso & Open the layout
More informationTutorial 3: Using the Waveform Viewer Introduces the basics of using the waveform viewer. Read Tutorial SIMPLIS Tutorials SIMPLIS provide a range of t
Tutorials Introductory Tutorials These tutorials are designed to give new users a basic understanding of how to use SIMetrix and SIMetrix/SIMPLIS. Tutorial 1: Getting Started Guides you through getting
More informationSimulation with Verilog-XL
Simulation with Verilog-XL Adapted from Princeton Cadence Page (http://www.ee.princeton.edu/~cadence/usr/verilog.html) Until now, we have been using the Analog Environment to do simulations. This simulator
More informationEE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation
EE 330 Fall 2017 Lab 1: Cadence Custom IC design tools - Setup, Schematic capture and simulation Table of Contents Objective... 2 1. Setup... 2 Set Bash Shell for the account... 2 2. Starting Cadence Custom
More informationExperiment 1 Electrical Circuits Simulation using Multisim Electronics Workbench: An Introduction
Experiment 1 Electrical Circuits Simulation using Multisim Electronics Workbench: An Introduction Simulation is a mathematical way of emulating the behavior of a circuit. With simulation, you can determine
More informationCA3096 and CA3083 Transistor Array SPICE Models
TM CA396 and CA383 Transistor Array SPICE Models July 1997 MM971 tle 9 ) 3 nd 8 anr y E tho ds r pon, i or) () CI Introduction This application note describes the SPICE transistor models for the bipolar
More informationOne possible window configuration preferences for debug cycles
NEW USER S TUTORIAL Welcome to ICAP/4, Intusoft s suite of analog and mixed-signal simulation products. There is also a New User s Tutorial 2 as follow-on to this tutorial for non-icap/4rx products. Let
More informationEE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation
EE 330 Spring 2018 Lab 1: Cadence Custom IC design tools Setup, Schematic capture and simulation Table of Contents Objective... 2 1. Setup... 2 Set Bash Shell for the account... 2 2. Starting Cadence Custom
More informationSIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) UNIT I
QUESTION BANK 2017 SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : Basic Electronic Devices (16EC401) Year
More informationAmplifier Simulation Tutorial. Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5)
Amplifier Simulation Tutorial Design Kit: Cadence 0.18μm CMOS PDK (gpdk180) (Cadence Version 6.1.5) Yongsuk Choi, Marvin Onabajo This tutorial provides a quick introduction to the use of Cadence tools
More informationLatch-Up. Parasitic Bipolar Transistors
Latch-Up LATCH-UP CIRCUIT Latch-up is caused by an SCR (Silicon Controlled Rectifier) circuit. Fabrication of CMOS integrated circuits with bulk silicon processing creates a parasitic SCR structure. The
More informationCA3046, CA3086, CA3127 Transistor Array SPICE Models
TM CA346, CA386, CA3127 Transistor Array SPICE Models Application Note June 1997 MM971 tle 97 3 8 12 anr y E thor ds r ortio i or) () CI Introduction This application note describes the SPICE transistor
More information