Microtronix ViClaro IV GX Camera Link Development Kit
|
|
- Delilah Hood
- 6 years ago
- Views:
Transcription
1 Microtronix ViClaro IV GX Camera Link Development Kit User Manual Revision Unit Meadowbrook Drive London, ON Canada N6L 1E3
2 Document Revision History This User Manual provides basic information about using the Microtronix ViClaro IV GX Camera Link Development Kit, PN: The following table shows the document revision history. Date Description May 2011 Initial release Version 1.0 June 2011 Camera Link Medium added - Version 1.1 August 2011 Added new Camera Link Receiver Board Version 1.2 July 2012 Transmitter and PoCL - Version 1.3 August 2012 Camera Link Full added Version 1.4 September 2012 Add new Camera Link Transmitter board - Version 1.5 June 13, 2013 Remove ViClaroIII receiver reference designs July 08, 2013 Update for ViClaro IV reference designs 1.61 How to Contact Microtronix Sales Information: Support Information: WEBSITE General Website: Downloads: Support FTP site: sales@microtronix.com support@microtronix.com PHONE NUMBERS General: (001) Fax: (001) Typographic Conventions Path/Filename [SOPC Builder]$ <cmd> Code A path/filename A command that should be run from within the Cygwin Environment. Sample code. Indicates that there is no break between the current line and the next line. Page 2 of 18
3 Table of Contents Document Revision History... 2 How to Contact Microtronix Website... 2 Phone Numbers... 2 Typographic Conventions... 2 Introduction... 4 Kit Contents... 4 Options... 4 Related Documentation... 5 Design Kit Overview... 5 Microtronix IP Cores... 6 Reference Designs... 7 Overview of HSMC Daughter Cards... 7 Camera Link Receiver HSMC Daughter Card... 7 Camera Link Transmitter HSMC Daughter Card... 8 HDMI Transmitter/Receiver HSMC Daughter Card... 9 Cameral Link Software Installation...10 Overview of Microtronix IP Cores Camera Link IP Core...11 I2C Master-Slave-PIO IP Core...11 Avalon Multi-port SDRAM Memory Controller IP Core...11 IP Core Licenses OpenCore Plus Evaluation License...11 Installing the Microtronix IP Core license...12 Full IP Core License...12 Camera Link Frame Grabber Reference Design Supported Video Resolution...13 Microtronix ViClaro Video Host Board Reference Project...14 Hardware Setup Running the Frame Grabber Project Camera Link Transmitter Reference Design Supported Video Resolution...16 Microtronix ViClaro Video Host Board Reference Project...17 Hardware Setup Running the Camera Link Transmitter Project Page 3 of 18
4 Introduction This User Manual provides basic information about using the Microtronix ViClaro IV GX Camera Link Development Kit, PN The kit is designed to help engineers use the Microtronix Camera Link IP Core to build vision systems incorporating Camera Link Base, Medium & Full Channel Link configurations. The Design Kit supports camera control signals, serial communication, and video data. It is designed to aid engineers building both Camera and Frame Grabber devices. Kit Contents The Microtronix ViClaro IV GX Camera Link Development Kit includes the following components: Microtronix ViClaro IV GX Video Host Board, PN AC Power Supply Microtronix HDMI Transmitter / Receiver HSMC Daughter Card, PN: Microtronix Camera Link IP Core with 1-year OpenCore Plus IP Core license Board mounting hardware Quartus Reference Designs Board schematics Installation CD The camera Link HSMC Daughter Cards are not included in the Kit. These items are ordered separately to allow options for purchase of the Camera Link receiver only, the transmitter only, or both options. OPTIONS The Kit can be purchased with the following options: Microtronix Camera Link Receiver HSMC Daughter Card, PN: Microtronix Camera Link Transmitter HSMC Daughter Card, PN: MDR26 MDR26 Male-Male Camera Link Cables, PN: 811-MDR26-3M Microtronix Quad Link LVDS Interface HSMC Daughter Card, PN: and Microtronix One meter Hirose MDR26 Male Camera Link Adapter Cables, PN: 811-MDR26-1M for use with the Quad Link LVDS Interface HSMC Daughter Card. Page 4 of 18
5 RELATED DOCUMENTATION The Camera Link Design Kit includes Microtronix User Manuals and schematics for the supplied HSMC daughter cards and user documentation for the Microtronix IP cores used in the Quartus reference designs. Design Kit Overview The Microtronix ViClaro IV GX Camera Link Development Kit is supplied with the Microtronix ViClaro IV GX Video Host Board and the Microtronix HDMI Transmitter / Receiver HSMC Daughter Card. The two boards are shown below: Figure 1: ViClaro IV GX Video Host Board and HDMI Transmitter / Receiver Daughter Card Page 5 of 18
6 Figure 2: Camera Link Transmitter HSMC Daughter Card with optional PN: 811-MDR26 cables MICROTRONIX IP CORES The ViClaro IV GX Camera Link Development Kit is supplied with a 1-year OpenCore Plus licenses for the following Microtronix IP cores: Camera Link IP Core, I2C Master-Slave-PIO IP Core; and Avalon Multi-port SDRAM Memory Controller IP Core; OpenCore Plus licenses enable the designer develop their system by: 1. Evaluating the behavior of the IP core within the targeted system, 2. Verifying the functionality of the design, and 3. Evaluating its size and speed of the core quickly and easily. The Quartus II development software generates time-limited programming files for designs containing the Microtronix IP, allowing device programming and design verification before license purchase. Page 6 of 18
7 REFERENCE DESIGNS The following Quartus Reference Designs are supplied: Camera Link Frame Grabber supporting Base, Medium, Full, Full Octo and Full Deca modes on the Microtronix ViClaro IV GX Video Host Board. This design requires the optional Microtronix Camera Link Receiver HSMC Daughter Card. Camera Link Trasmitter supporting Base, Medium, Full, Full Octo and Full Deca modes on the Microtronix ViClaro IV GX Video Host Board. This design requires the optional Microtronix Camera Link Transmitter HSMC Daughter Card. The Camera Link Frame Grabber design takes 24 bit RGB video from Camera Link and outputs it as HDMI 720p video from the HDMI Transmitter / Receiver Daughter Card. The Camera Link Transmitter design takes 720p, 24 bit RGB video from the HDMI Transmitter / Receiver Board and transmits it over the Camera Link Interface. In addition to the Microtronix Camera Link IP, the designs incorporate the I2C and the Avalon SDRAM IP cores. The user can replace these cores with IP from other vendors if they wish. The designs can also be easily modified to target other development platforms or FPGA devices. NOTE: The design was tested with an IMPERX ICL-B0610C-KC000 camera. Overview of HSMC Daughter Cards The following section provides a brief overview of the HSMC Daughter Cards. For more detailed information the user should reference the User Manual supplied with each of the cards. CAMERA LINK RECEIVER HSMC DAUGHTER CARD The Microtronix Camera Link Receiver HSMC Daughter Card (PN: ) is shown in Figure 3 below. It provides two Camera Link MDR-26 female connectors (3M 14B26-SZLB-X00-OLC). The card supports Power over Camera Link (PoCL). Page 7 of 18
8 Figure 3: Camera Link Receiver HSMC Daughter Card Camera data output is compliant with Base Camera Link standard and includes 12VDC Power over Camera Link (PoCL), 4 W max, 24 data bits, four sync signals (LVAL, FVAL, DVAL and User Out), 1 reference clock, four external inputs CC1, CC2, CC3, CC4 and a bi-directional serial interface. For additional information on the CL card please refer to the Camera Link Receiver User Manual. CAMERA LINK TRANSMITTER HSMC DAUGHTER CARD The Microtronix Camera Link Transmitter HSMC Daughter Card (PN: ) is shown in Figure 3 below. It provides two Camera Link MDR-26 female connectors (3M 14B26-SZLB-X00-OLC). The card supports configuration to indicate Power over Camera Link (PoCL). Page 8 of 18
9 Figure 4: Camera Link Transmitter HSMC Daughter Card Camera data output is compliant with Base Camera Link standard and includes 12VDC Power over Camera Link (PoCL), 4 W max, 24 data bits, four sync signals (LVAL, FVAL, DVAL and User Out), 1 reference clock, four external inputs CC1, CC2, CC3, CC4 and a bi-directional serial interface. For additional information on the CL card please refer to the Camera Link Receiver User Manual. HDMI TRANSMITTER/RECEIVER HSMC DAUGHTER CARD The Microtronix HDMI Transmitter/Receiver HSMC Daughter Card (PN: ) provides a HDMI output/input port. The HDMI port is used to display the incoming Camera Link video. Page 9 of 18
10 Figure 5: HDMI Transmitter/Receiver HSMC Daughter Card For additional information on this card please refer to the HDMI Transmitter/Receiver HSMC Daughter Card User Manual. Cameral Link Software The Cameral Link Design Kit requires an installed version of the Altera Quartus FPGA design software (either the Altera Web Edition or the Full Edition). The Cameral Link Design Kit software is supplied by Microtronix on a CD or as a zipped file. If you received the latter, unzip the file to a temporary file directory and run the setup.exe file. The software should self-install from the CD or it can be manually installed by running the setup.exe file. WARNING: Remove older installations of the Cameral Link Design Kit software (including previous version of the Microtronix IP Cores) from the PC prior to installing the new version of software. INSTALLATION Follow these steps to install the Microtronix Camera Link IP Core Design Kit files on your computer. 1. Insert the Microtronix Camera Link IP Core Design Kit Installation CD into your CD-ROM (or equivalent). Or run the setup file contained in the zip file. Page 10 of 18
11 2. The setup program for the package should start. If it doesn t, browse to the CD using Windows Explorer and double-click on the setup icon. 3. Follow all the prompts. The setup program will attempt to autodetect the installation location of the Quartus II. Please correct the specified paths if the setup program doesn t or incorrectly detects them. Overview of Microtronix IP Cores CAMERA LINK IP CORE The Microtronix Camera Link IP Core is designed for building vision systems incorporating Camera Link communication interfaces including Base, Medium & Full Channel Link configurations. The core supports camera video data and optional PoCL SafePower control. Camera control signals and serial communication are not directly supported. The IP is designed for building both Camera and Frame Grabber devices. I2C MASTER-SLAVE-PIO IP CORE The Microtronix I2C Master/Slave/PIO IP Core is a complete I2C solution offering three modes of operation and support for standard I2C bus transmission speeds. The I2C Master/Slave core is used to configure the registers of the HDMI Transmitter. AVALON MULTI-PORT SDRAM MEMORY CONTROLLER IP CORE The Microtronix Avalon Multi-port SDRAM Memory Controller IP Core is required to interface to the on-board DDR2 SDRAM devices. It is designed to maximize the performance of the Altera Nios II processor in Avalon multi-master streaming data systems. IP Core Licenses The Camera Link Design Kit is supplied with Open Cores Plus evaluation licenses for all of the listed Microtronix IP cores. OPENCORE PLUS EVALUATION LICENSE An OpenCore Plus Evaluation license enables you to design and evaluate your design in circuit on a hardware test platform. Microtronix requires the customer NIC or Guard ID (from a Server or PC workstation) in order to generate an Evaluation license to support OpenCore Plus compilation. To generate an Evaluation license, Microtronix requires one of two things: 1. Your Altera Software Guard ID (dongle), this is a 9-digit number starting with T. (Example: T ) or. 2. Your 12-digit Network MAC Address (Example: AB) Page 11 of 18
12 Your NIC number is a 12-digit hexadecimal network card number that identifies the Windows workstation serving the Quartus II Web Edition license. You can find the NIC number by typing ipconfig /all at the command prompt. Your NIC number is the number on the physical address line, minus the dashes, for example, 00C04FA392EF. Once either is received, Microtronix will send you the license file(s) to enable Quartus to generate a.sof file for you to run on your target board. INSTALLING THE MICROTRONIX IP CORE LICENSE To install an IP Core license, follow these steps: 1) Run the Altera Quartus II program and from the menu select > Tools > License Setup. This menu gives the location of the folder and name of the master license file used by Quartus. For example: C:\altera\licences\T dat. 2) Open this license file with a text editor (i.e. Notepad). 3) In a separate text editor window, open the license_filename.dat file provided by Microtronix. 4) Select all of the text in the Microtronix license file. 5) Paste this text into the Altera license.dat file at the end of the file. 6) If it is a Server License, you may need to edit the Server Name or TCP Port in the header per notes in Server License. 7) Save this file and close the text editor. 8) Return to Quartus and start your project. For more information, please visit FULL IP CORE LICENSE To generate pof program files incorporating the Camera Link IP core requires the user to have purchased a Full IP Core license. These licenses are generated by Microtronix based on a NIC or Guard ID supplied by the user. They can be supplied as either Floating Server or a Node Locked PC workstation license. After purchasing a Full License you receive your license file. Copy the license file (license.dat) to your current Quartus license file and the LVDS core (CC21_6246) will show in the Quartus License Setup (Tools->License Setup). Please contact sales at Microtronix (sales@microtronix.com) for additional licensing details. Page 12 of 18
13 Camera Link Frame Grabber Reference Design The ViClaro IV GX Camera Link Development Kit is shipped with a Frame Grabber Quartus Reference Design for the ViClaro IV (Cyclone IV GX) board. The reference design use a Camera Link video source and outputs the received video through the HDMI card to a display. The reference design can also output a colour bar test pattern to the HDMI monitor. Pressing switch PB1 on the ViClaro IV switches between the test pattern and the Frame Grabber camera input. The design can be compiled for Base, Medium, Full, Full Octo or Full Deca mode by setting a parameter in the design file. Pre-compiled sof files are included for all modes. NOTE: Microtronix tested with the IMPERX ICL-B0610C-KC000 camera and Vivid Engineering CLS-211 Camera Link Simulator. SUPPORTED VIDEO RESOLUTION The reference designs support 24 bit and 36 bit RGB (which is mapped to HDMI 24 bit RGB) frames from the camera link interface and supports the following video resolution: Camera resolution up to 1080p Camera Link clock up to 85MHz The camera input is scaled and frame-rate-converted to 720p60 HDMI output. As there is no single-pixel format defined for Full modes, the Camera Link Full reference designs do not make use of all ports. Page 13 of 18
14 Figure 6: Block Diagram of Frame Grabber Reference Design MICROTRONIX VICLARO VIDEO HOST BOARD REFERENCE PROJECT This section describes how to run the Quartus Reference Design on the Microtronix ViClaro III Video Host board. Hardware Setup To run the Camera Link Frame Grabber Reference Project on the ViClaro IV Video Host board requires the hardware to be installed and connected as follows: 1. Install the Microtronix Camera Link HSMC Daughter Card on HSMC Connector J3 of the ViClaro IV Host Video board. a. Attach the MDR26 cable between J2 on the Camera Link board and the Camera Link video source. b. For Camera Link Medium and Full modes, attach a second MDR26 Camera Link Cable between J3 on the Camera Link Board and the Camera Link video source. 2. Install the Microtronix HDMI Transmitter card on HSMC Connector, J2 of the ViClaro IV Video Host board. a. Attach an HDMI Cable to the HDMI connector J6 of the board and connect to a suitable monitor. Page 14 of 18
15 Running the Frame Grabber Project The default configuration demonstrates the basic operation of the board. The following steps are required to load and run the Frame Grabber Reference Design: 1. Apply power to the ViClaro IV Host Video board. 2. Use the Quartus programmer to download the selected sof file from the reference design folder. The following pre-compiled files are supplied: a. example\viclaroiv_cl_receiver_base.sof b. example\viclaroiv_cl_receiver_medium.sof c. example\viclaroiv_cl_receiver_full.sof d. example\viclaroiv_cl_receiver_full_octo.sof e. example\viclaroiv_cl_receiver_full_deca.sof 3. Use pushbutton switch PB0 to reset the design. 4. Observe the LEDs on the ViClaro IV GX Board: LED0 indicates the receiver PLL for the Base mode link has locked to a clock on the camera link Base port. This LED should be ON for all camera link modes when a camera link source is connected. LED1 indicates the receiver PLL for the Medium mode link has locked to a clock. This LED should be on for all modes except Base when a camera link source is connected. LED2 indicates the receiver PLL for the Full mode link has locked to a clock. This LED should be on for the FULL modes when a camera link source is connected. 5. The projects contain a small Nios II application that allows you to switch between the colour bar test pattern and the Frame Grabber video source. Use pushbutton switch PB1 to switch between the Test Pattern and the Frame Grabber input. Note that the video will only switch to Frame Grabber Input if a valid camera link source is connected. 6. The design treats the four camera link control signals (CC1.. CC4) as a 4 bit binary value that can be incremented by pressing PB2. Page 15 of 18
16 Camera Link Transmitter Reference Design The ViClaro IV GX Camera Link Development Kit is shipped with a Camera Link Transmitter Quartus Reference Design for the Microtronix ViClaro IV (Cyclone IV GX) board. The reference design can take either 720p 60 fps video from the HDMI Transmitter / Receiver Board, or a locally generated color bar Test Pattern, and transmits the image over Camera Link. For both sources, a Microtronix logo overlay is mixed with the image. A NIOS II CPU program slowly changes the position of the logo. The design can be compiled for Base, Medium, Full, Full Octo or Full Deca modes by changing a parameter in the top level design file. Precompiled sof files are provided for each mode. Figure 7: Block Diagram of Transmitter Reference Design SUPPORTED VIDEO RESOLUTION The design accepts HDMI input with 1280 x 720 pixel frame size at either or 60 fps (74.25 MHz pixel clock). Page 16 of 18
17 The reference design transmits 1280x720 pixel frames over camera link with a 75 MHz pixel clock. For all camera link modes, the video transmitted is 24 bit. The designs do not use all camera link ports when operating in Medium and Full modes. MICROTRONIX VICLARO VIDEO HOST BOARD REFERENCE PROJECT This section describes how to run the Quartus Reference Design on the Microtronix ViClaro III Video Host board. Hardware Setup To run the Camera Link Camera Reference Project on the ViClaro IV Video Host board requires the hardware to be installed and connected as follows: 1. Install the Microtronix Camera Link Transmitter HSMC Daughter Card on HSMC Connector J3 (HSMC 3) of the ViClaro IV Host Video board. a. Attach the MDR26 cable between J2 on the Camera Link Transmitter HSMC Daughter Card board and the Frame Grabber. b. For Camera Link Medium and Full Modes, attach a second MDR 26 cable between J3 on the Camera Link Transmitter HSMC Daughter Card and the Frame Grabber. 2. Install the Microtronix HDMI Transmitter / Receiver HSMC Daughter Card on J2 (HSMC 2) of the ViClaro IV Host Board. Connect a 720p, or 60 Hz video source to HDMI connector J5. Running the Camera Link Transmitter Project The default configuration demonstrates the basic operation of the board. The following steps are required to load and run the Reference Design: 1. Apply power to the ViClaro IV Host Video board. 2. Use the Quartus programmer to download the selected sof file from the reference design folder. The following pre-compiled files are supplied: a. example\viclaroiv_cl_transmitter_base.sof b. example\viclaroiv_cl_transmitter_medium.sof c. example\viclaroiv_cl_transmitter_full.sof d. example\viclaroiv_cl_transmitter_full_octo.sof e. example\viclaroiv_cl_transmitter_full_deca.sof Page 17 of 18
18 3. Use pushbutton switch PB0 to reset the design. 4. The projects contain a small Nios II application that allows you to switch between the colour bar test pattern and the HDMI input signal video source. Use pushbutton switch PB1 to switch between the sources. 5. The design displays the state of the Camera Link Control Signals (CC1 to CC4) on LED0 to LED3. Page 18 of 18
Microtronix Video LVDS SerDes Transmitter / Receiver IP Core
Microtronix Video LVDS SerDes Transmitter / Receiver IP Core User Manual Revision 2.2 4056 Meadowbrook Drive, Unmit 126 London, ON Canada N5L 1E3 www.microtronix.com Document Revision History This user
More informationMicrotronix Stratix III Broadcast IP Development Kit USER MANUAL REVISION Woodcock St. London, ON Canada N5H 5S1
Microtronix Stratix III Broadcast IP Development Kit USER MANUAL REVISION 1.0 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com Document Revision History This user guide provides basic
More informationMicrotronix ViClaro IV-GX Video Host Board
Microtronix ViClaro IV-GX Video Host Board USER MANUAL REVISION 1.0 4056 Meadowbrood Drive, Unit 126 London, ON, Canada N6L 1E3 www.microtronix.com Document Revision History This user guide provides basic
More informationMicrotronix Avalon I 2 C
Microtronix Avalon I 2 C User Manual 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com This user guide provides basic information about using the Microtronix Avalon I 2 C IP. The following
More informationMICROTRONIX AVALON MULTI-PORT FRONT END IP CORE
MICROTRONIX AVALON MULTI-PORT FRONT END IP CORE USER MANUAL V1.0 Microtronix Datacom Ltd 126-4056 Meadowbrook Drive London, ON, Canada N5L 1E3 www.microtronix.com Document Revision History This user guide
More informationMICROTRONIX AVALON MOBILE DDR MEMORY CONTROLLER IP CORE
MICROTRONIX AVALON MOBILE DDR MEMORY CONTROLLER IP CORE USER MANUAL V1.6 126-4056 Meadowbrook Drive. London, ON Canada N5L 1E3 www.microtronix.com Document Revision History This user guide provides basic
More informationMicrotronix ViClaro II Development Board
Microtronix ViClaro II Development Board User Manual 9-1510 Woodcock St. London, ON Canada N5H 5S1 www.microtronix.com Document Revision History This user guide provides basic information about using the
More informationMicrotronix Firefly II Module
Microtronix Firefly II Module USER MANUAL Revision 1.2.1 4056 Meadowbrook Dr. Unit 126 London, ON Canada N6L 1E3 www.microtronix.com This datasheet provides information regarding the Firefly II module.
More informationMicrotronix Streaming Multi-Port SDRAM Memory Controller
Microtronix Streaming Multi-Port SDRAM Memory Controller User Manual V4.2 126-4056 Meadowbrook Drive, London, Ontario N6L 1E3 CANADA www.microtronix.com Document Revision History This user guide provides
More informationMICROTRONIX AVALON MULTI-PORT SDRAM CONTROLLER
MICROTRONIX AVALON MULTI-PORT SDRAM CONTROLLER USER MANUAL V3.11 126-4056 Meadowbrook Drive London, ON Canada N5L 1E3 www.microtronix.com Document Revision History This user guide provides basic information
More information4.1 Design Concept Demonstration for Altera DE2-115 FPGA Board Demonstration for Cyclone III Development Board...
CONTENTS CHAPTER 1 INTRODUCTION OF THE AHA-HSMC... 1 1.1 Features...1 1.2 About the KIT...2 1.3 Getting Help...3 CHAPTER 2 AHA CARD ARCHITECTURE... 4 2.1 Layout and Components...4 2.2 Block Diagram of
More informationArria GX Development Kit Getting Started User Guide
Arria GX Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36169-00 Document Date: October 2007 Copyright 2007 Altera Corporation. All
More informationDDR and DDR2 SDRAM Controller Compiler User Guide
DDR and DDR2 SDRAM Controller Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Operations Part Number Compiler Version: 8.1 Document Date: November 2008 Copyright 2008 Altera
More information4K Format Conversion Reference Design
4K Format Conversion Reference Design AN-646 Application Note This application note describes a 4K format conversion reference design. 4K resolution is the next major enhancement in video because of the
More informationPCI Express Development Kit, Stratix II GX Edition Getting Started User Guide
PCI Express Development Kit, Stratix II GX Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36002-01 Document Version: 1.0.2 Document Date: April
More informationCHAPTER 1 Introduction of the tnano Board CHAPTER 2 tnano Board Architecture CHAPTER 3 Using the tnano Board... 8
CONTENTS CHAPTER 1 Introduction of the tnano Board... 2 1.1 Features...2 1.2 About the KIT...4 1.3 Getting Help...4 CHAPTER 2 tnano Board Architecture... 5 2.1 Layout and Components...5 2.2 Block Diagram
More informationHSMC-NET. Terasic HSMC-NET Daughter Board. User Manual
HSMC-NET Terasic HSMC-NET Daughter Board User Manual CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 About the KIT... 3 1.3 Assemble the HSMC-NET Board... 4 1.4 Getting Help... 5 Chapter 2 Architecture...
More informationHDMI_TX_HSMC. Terasic HDMI Video Transmitter Daughter Board User Manual
HDMI_TX_HSMC Terasic HDMI Video Transmitter Daughter Board User Manual 1 CONTENTS Chapter 1 Introduction... 2 1.1 About the KIT... 2 1.2 Assemble the HDMI_TX_HSMC Board... 3 1.3 Getting Help... 4 Chapter
More informationDesigning Embedded Processors in FPGAs
Designing Embedded Processors in FPGAs 2002 Agenda Industrial Control Systems Concept Implementation Summary & Conclusions Industrial Control Systems Typically Low Volume Many Variations Required High
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
1 Objectives NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems This lab has been constructed to introduce the development of dedicated embedded system based
More informationTerasic THDB- Terasic HSMC-DVI Daughter Board User Manual
Terasic THDB- HSMC-DVI Terasic HSMC-DVI Daughter Board User Manual Document Version 1.0.2 June. 25, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT...
More informationTerasic THDB- Terasic HSMC-DVI Daughter Board User Manual
Terasic THDB- HSMC-DVI Terasic HSMC-DVI Daughter Board User Manual Document Version 1.0.1 June. 25, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT...
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip 1 Lab Objectives EE8205: Embedded Computer Systems NIOS-II SoPC: PART-I This lab has been constructed to introduce the development of dedicated
More informationCyclone III FPGA Starter Kit User Guide
Cyclone III FPGA Starter Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Date: April 2007 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable
More informationINTERNAL USE ONLY (Set it to white if you do not need it)
APPLICATION NOTE Comparison of Basler BCON and Camera Link Interfaces Applicable to Basler dart BCON cameras only Document Number: AW001394 Version: 01 Language: 000 (English) Release Date: 09 September
More informationDSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide
DSP Development Kit, Stratix & Stratix Professional Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-08743-04 Development Kit Version: 1.3.0
More information3-D Accelerator on Chip
3-D Accelerator on Chip Third Prize 3-D Accelerator on Chip Institution: Participants: Instructor: Donga & Pusan University Young-Hee Won, Jin-Sung Park, Woo-Sung Moon Sam-Hak Jin Design Introduction Recently,
More informationFFT MegaCore Function User Guide
FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 11.0 Document Date: May 2011 Copyright 2011 Altera Corporation. All rights reserved. Altera, The
More informationDKAN0011A Setting Up a Nios II System with SDRAM on the DE2
DKAN0011A Setting Up a Nios II System with SDRAM on the DE2 04 November 2009 Introduction This tutorial details how to set up and instantiate a Nios II system on Terasic Technologies, Inc. s DE2 Altera
More informationCLR-102 CAMERA LINK REPEATER. User s Manual. Document # , Rev 0.1, 11/26/2010 (preliminary)
CLR-102 CAMERA LINK REPEATER User s Manual Document # 200709, Rev 0.1, 11/26/2010 (preliminary) Vivid Engineering 418 Boston Turnpike #104 Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930 www.vividengineering.com
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler November 2005, Compiler Version 3.2.0 Errata Sheet Introduction This document addresses known errata and documentation changes for version 3.2.0 of the DDR & DDR2 SDRAM
More information10-Gbps Ethernet Hardware Demonstration Reference Design
10-Gbps Ethernet Hardware Demonstration Reference Design July 2009 AN-588-1.0 Introduction This reference design demonstrates wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design
More informationUniversity of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring Lab 1: Using Nios 2 processor for code execution on FPGA
University of Massachusetts Amherst Computer Systems Lab 2 (ECE 354) Spring 2007 Lab 1: Using Nios 2 processor for code execution on FPGA Objectives: After the completion of this lab: 1. You will understand
More informationUSB3-DIO01. User s Manual
USB3-DIO01 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document
More informationHDMI_RX_HSMC. Terasic HDMI Video Receiver Daughter Board User Manual
HDMI_RX_HSMC Terasic HDMI Video Receiver Daughter Board User Manual 1 CONTENTS Chapter 1 Introduction... 2 1.1 About the KIT... 2 1.2 Assemble the HDMI_RX_HSMC Board... 3 1.3 Getting Help... 4 Chapter
More informationIntel Stratix 10 Low Latency 40G Ethernet Design Example User Guide
Intel Stratix 10 Low Latency 40G Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.1 Subscribe Latest document on the web: PDF HTML Contents Contents 1. Quick Start Guide...
More informationNios II Embedded Design Suite 6.1 Release Notes
December 2006, Version 6.1 Release Notes This document lists the release notes for the Nios II Embedded Design Suite (EDS) version 6.1. Table of Contents: New Features & Enhancements...2 Device & Host
More informationIntroduction to the Altera SOPC Builder Using Verilog Design
Introduction to the Altera SOPC Builder Using Verilog Design This tutorial presents an introduction to Altera s SOPC Builder software, which is used to implement a system that uses the Nios II processor
More informationDSP Development Kit, Stratix II Edition Getting Started User Guide
DSP Development Kit, Stratix II Edition Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-36008-00 Document Version: 6.0.1 Document Date: August 2006
More informationArria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1
Arria II GX FPGA Development Kit HSMC Loopback Tests Rev 0.1 High Speed Design Team, San Diego Thursday, July 23, 2009 1 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions
More informationIntroduction to the Altera SOPC Builder Using Verilog Designs. 1 Introduction
Introduction to the Altera SOPC Builder Using Verilog Designs 1 Introduction This tutorial presents an introduction to Altera s SOPC Builder software, which is used to implement a system that uses the
More informationLancelot. VGA video controller for the Altera Excalibur processors. v2.1. Marco Groeneveld May 1 st,
Lancelot VGA video controller for the Altera Excalibur processors. v2.1 Marco Groeneveld May 1 st, 2003 http://www.fpga.nl 1. Description Lancelot is a VGA video controller for the Altera Nios and Excalibur
More informationChapter 2 ICB Architecture Chapter 3 Board Components GPIO Interface RS-232 Interface RS-485 Interface...
1 CONTENTS Chapter 1 Introduction... 3 1.1 Features...3 1.2 About the Kit...4 1.3 Getting Help...5 Chapter 2 ICB Architecture... 6 2.1 Layout and Components...6 2.2 Block Diagram of the ICB...7 Chapter
More informationAN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface
AN 836: RapidIO II Reference Design for Avalon-ST Pass-Through Interface Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 RapidIO II Reference Design for Avalon -ST Pass-Through
More informationNios Development Kit, Stratix Edition
Nios Development Kit, Stratix Edition User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Document Version: 1.0 Document Date: January 2003 UG-NIOSSTX-1.0 P25-08785-00
More informationImplementing Video and Image Processing Designs Using FPGAs. Click to add subtitle
Implementing Video and Image Processing Designs Using FPGAs Click to add subtitle Agenda Key trends in video and image processing Video and Image Processing Suite Model-based design for video processing
More informationUSB3-DIO01. User s Manual
USB3-DIO01 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document
More informationUsing the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices
Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices Subscribe Feedback The Altera Transceiver Reconfiguration Controller dynamically reconfigures
More informationNIOS II Instantiating the Off-chip Trace Logic
NIOS II Instantiating the Off-chip Trace Logic TRACE32 Online Help TRACE32 Directory TRACE32 Index TRACE32 Documents... ICD In-Circuit Debugger... Processor Architecture Manuals... NIOS... NIOS II Application
More informationChapter 1 Introduction Features Getting Help Chapter 2 ICB Architecture Layout and Components...
1 CONTENTS Chapter 1 Introduction... 2 1.1 Features... 2 1.2 Getting Help... 3 Chapter 2 ICB Architecture... 4 2.1 Layout and Components... 4 2.2 Block Diagram of the ICB... 5 Chapter 3 Board Components...
More informationLow Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
Low Latency 100G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More informationMachine Vision Camera Interfaces. Korean Vision Show April 2012
Machine Vision Camera Interfaces Korean Vision Show April 2012 Vision Interfaces Page 1 Machine Vision Hardware Interface Standards PCI, CPCI V2.2, PCIe V2.x USB2, USB3 Vision IEEE1394 (no development
More informationCLM-602 CAMERA LINK MULTIPLEXER. User s Manual. Document # , Rev 0.1, 2/17/2014 (preliminary)
CLM-602 CAMERA LINK MULTIPLEXER User s Manual Document # 201232, Rev 0.1, 2/17/2014 (preliminary) Vivid Engineering 159 Memorial Drive, Suite F Shrewsbury, MA 01545 Phone 508.842.0165 Fax 508.842.8930
More informationDebugging Nios II Systems with the SignalTap II Logic Analyzer
Debugging Nios II Systems with the SignalTap II Logic Analyzer May 2007, ver. 1.0 Application Note 446 Introduction As FPGA system designs become more sophisticated and system focused, with increasing
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller October 2005, Compiler Version 3.3.0 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.0 contain the following information: System
More informationUniversity of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual
University of Massachusetts Amherst Computer Systems Lab 1 (ECE 354) LAB 1 Reference Manual Lab 1: Using NIOS II processor for code execution on FPGA Objectives: 1. Understand the typical design flow in
More informationUSB3-FRM01. User s Manual
USB3-FRM01 User s Manual Windows, Windows2000, Windows NT and Windows XP are trademarks of Microsoft. We acknowledge that the trademarks or service names of all other organizations mentioned in this document
More informationNios II Development Kit Getting Started User Guide
Nios II Development Kit Getting Started User Guide Preliminary Information 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com P25-10108-03 Copyright 2005 Altera Corporation. All
More informationIntel Stratix 10 H-Tile PCIe Link Hardware Validation
Intel Stratix 10 H-Tile PCIe Link Hardware Validation Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Intel Stratix 10 H-Tile PCIe* Link Hardware Validation... 3 1.1.
More informationNios II Embedded Design Suite 6.0 Service Pack 1 Release Notes
Nios II Embedded Design Suite 6.0 Service Pack 1 Release Notes June 2006, Version 6.0 SP1 Release Notes This document lists the release notes for the Nios II Embedded Design Suite (EDS) version 6.0 Service
More informationQsys and IP Core Integration
Qsys and IP Core Integration Stephen A. Edwards (after David Lariviere) Columbia University Spring 2016 IP Cores Altera s IP Core Integration Tools Connecting IP Cores IP Cores Cyclone V SoC: A Mix of
More informationBoard Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit)
Board Update Portal based on Nios II Processor with EPCQ (Arria 10 GX FPGA Development Kit) Date: 1 December 2016 Revision:1.0 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY,
More informationGraphics Controller Core
Core - with 2D acceleration functionalities Product specification Prevas AB PO Box 4 (Legeringsgatan 18) SE-721 03 Västerås, Sweden Phone: Fax: Email: URL: Features +46 21 360 19 00 +46 21 360 19 29 johan.ohlsson@prevas.se
More information25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
25G Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. 25G
More informationDSP Builder Release Notes
April 2006, Version 6.0 SP1 Release Notes These release notes for DSP Builder version 6.0 SP1 contain the following information: System Requirements New Features & Enhancements Errata Fixed in This Release
More informationDDR & DDR2 SDRAM Controller
DDR & DDR2 SDRAM Controller December 2005, Compiler Version 3.3.1 Release Notes These release notes for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1 contain the following information: System
More informationTHDB-HDMI. Terasic HDMI Video Daughter Board User Manual
THDB-HDMI Terasic HDMI Video Daughter Board User Manual 1 CONTENTS Chapter 1 Introduction... 2 1.1 About the KIT... 2 1.2 Assemble the HDMI Board... 3 1.3 Getting Help... 3 Chapter 2 HDMI Board... 4 2.1
More informationGeneric Serial Flash Interface Intel FPGA IP Core User Guide
Generic Serial Flash Interface Intel FPGA IP Core User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1. Generic
More informationSerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices
SerialLite III Streaming IP Core Design Example User Guide for Intel Stratix 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Stratix 10 ES Editions Subscribe Send Feedback Latest document
More informationTerasic THDB-SUM THDB-HDMI. Terasic HDMI Video Daughter Board User Manual
Terasic THDB-SUM THDB-HDMI Terasic HDMI Video Daughter Board User Manual Document Version 1.1 APR. 06, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 ABOUT THE KIT... 1 1.2 ASSEMBLE THE
More informationCyclone III Development Kit User Guide
Cyclone III Development Kit User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Document Version: 1.2 Document Date: March 2009 P25-36208-03 Copyright 2009 Altera Corporation. All rights
More information9. Functional Description Example Designs
November 2012 EMI_RM_007-1.3 9. Functional Description Example Designs EMI_RM_007-1.3 This chapter describes the example designs and the traffic generator. Two independent example designs are created during
More informationTerasic THDB-SUM SFP. HSMC Terasic SFP HSMC Board User Manual
Terasic THDB-SUM SFP HSMC Terasic SFP HSMC Board User Manual Document Version 1.00 AUG 12, 2009 by Terasic Introduction Page Index INTRODUCTION... 1 1.1 1.1 FEATURES... 1 1.2 1.2 ABOUT THE KIT... 2 1.3
More information100G Interlaken MegaCore Function User Guide
00G Interlaken MegaCore Function User Guide Subscribe UG-028 05.06.203 0 Innovation Drive San Jose, CA 9534 www.altera.com TOC-2 00G Interlaken MegaCore Function User Guide Contents About This MegaCore
More information2.5G Reed-Solomon II MegaCore Function Reference Design
2.5G Reed-Solomon II MegaCore Function Reference Design AN-642-1.0 Application Note The Altera 2.5G Reed-Solomon (RS) II MegaCore function reference design demonstrates a basic application of the Reed-Solomon
More informationH-tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Design Example User Guide
H-tile Hard IP for Ethernet Intel Stratix 10 FPGA IP Design Example User Guide Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More informationEasyGX. GX Development Kit Guide. Ver: 1.0. Cytech Technology A Macnica Company
EasyGX GX Development Kit Guide Ver: 1.0 Cytech Technology A Macnica Company www.cytech.com 2013-04-25 Copyrights Copyright 2013 Cytech Technology Ltd. All Rights Reserved 1 Reversion History Updated
More informationSerialLite III Streaming IP Core Design Example User Guide for Intel Arria 10 Devices
IP Core Design Example User Guide for Intel Arria 10 Devices Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents 1 Quick Start
More information9. Building Memory Subsystems Using SOPC Builder
9. Building Memory Subsystems Using SOPC Builder QII54006-6.0.0 Introduction Most systems generated with SOPC Builder require memory. For example, embedded processor systems require memory for software
More informationIntroduction to the Qsys System Integration Tool
Introduction to the Qsys System Integration Tool Course Description This course will teach you how to quickly build designs for Altera FPGAs using Altera s Qsys system-level integration tool. You will
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler May 2006, Compiler Version 3.3.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version 3.3.1.
More informationAN 829: PCI Express* Avalon -MM DMA Reference Design
AN 829: PCI Express* Avalon -MM DMA Reference Design Updated for Intel Quartus Prime Design Suite: 18.0 Subscribe Latest document on the web: PDF HTML Contents Contents 1....3 1.1. Introduction...3 1.1.1.
More informationInstantiating the Core in SOPC Builder on page 2 2 Device Support on page 2 3 Software Programming Model on page 2 3
ctl Avalon-MM Slave Port ide Avalon-MM Slave Port 2. CompactFlash Core QII55005-9.1.0 Core Overview Functional Description The CompactFlash core allows you to connect SOPC Builder systems to CompactFlash
More informationDocument ID: FLXN094. FLEXIBILIS ETHERNET SWITCH (FES) Altera Cyclone IV Demo
Document ID: FLXN094 FLEXIBILIS ETHERNET SWITCH (FES) Altera Cyclone IV Demo This document could contain technical inaccuracies or typographical errors. Flexibilis Oy may make changes in the product described
More informationopenpowerlink FPGA Slave Reference Design Author: Zelenka Joerg Version: V1.0 Date: 27/10/2009 User Guide.doc
User Guide openpowerlink FPGA Slave Reference Design Author: Zelenka Joerg Version: V1.0 Date: 27/10/2009 File: INDEX 1 Document Overview... 3 2 Design Features... 3 3 Performance Restriction... 3 4 Requirements...
More informationX64-LVDS User's Manual Part number OC-64LM-USER0 Edition 1.22
DALSA Montreal 7075 Place Robert-Joncas, Suite 142 St-Laurent, Quebec, H4M 2Z2 Canada http://www.imaging.com/ X64-LVDS User's Manual Part number OC-64LM-USER0 Edition 1.22 *OC-64LM-USER0* NOTICE 2001-2007
More informationCustomizable Flash Programmer User Guide
Customizable Flash Programmer User Guide Subscribe Latest document on the web: PDF HTML Contents Contents 1. Customizable Flash Programmer Overview... 3 1.1. Device Family Support...3 1.2. Software Support...
More informationHyperBus Memory Controller (HBMC) Tutorial
Synaptic Labs' HyperBus Memory Controller (HBMC) Tutorial T001: A Qsys based Nios II Reference design with HelloWorld test running in HyperRAM device using S/Labs' HBMC IP This tutorial describes a simple
More informationiport PT1000-LV Hardware Guide Rev
iport PT1000-LV Hardware Guide These products are not intended for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal
More informationSimulating Nios II Embedded Processor Designs
Simulating Nios II Embedded Processor Designs May 2004, ver.1.0 Application Note 351 Introduction The increasing pressure to deliver robust products to market in a timely manner has amplified the importance
More informationBCOM-USB Device. User Manual.
BCOM-USB Device User Manual www.kalkitech.com Version 2.1.2, December 2017 Copyright Notice 2017 Applied Systems Engineering, Inc. All Rights reserved. This user manual is a publication of Applied Systems
More informationFPGA Development Board Hardware and I/O Features
CHAPTER 2 FPGA Development Board Hardware and I/O Features Photo: The Altera DE1 board contains a Cyclone II FPGA, external SRAM, SDRAM & Flash memory, and a wide assortment of I/O devices and connectors.
More informationLaboratory Exercise 5
Laboratory Exercise 5 Bus Communication The purpose of this exercise is to learn how to communicate using a bus. In the designs generated by using Altera s SOPC Builder, the Nios II processor connects
More informationDesigning with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
More informationCPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD UNIVERSITY OF NEVADA, LAS VEGAS GOALS: BACKGROUND:
CPE 200L LABORATORY 4: INTRODUCTION TO DE2 BOARD DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING UNIVERSITY OF NEVADA, LAS VEGAS GOALS: Getting familiar with DE2 board installation, properties, usage.
More informationECE-6170 Embedded Systems Laboratory Exercise 3
ECE-6170 Embedded Systems Laboratory Exercise 3 The purpose of this exercise is to learn how to connect simple input and output devices to an FPGA chip and use the Nios II processor to interface with parallel
More informationPOS-PHY Level 2 and 3 Compiler User Guide
POS-PHY Level 2 and 3 Compiler User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: 8.1 Document Date: November 2008 Copyright 2008 Altera Corporation. All rights reserved.
More informationNIOS CPU Based Embedded Computer System on Programmable Chip
NIOS CPU Based Embedded Computer System on Programmable Chip EE8205: Embedded Computer Systems NIOS-II SoPC: PART-II 1 Introduction This lab has been constructed to introduce the development of dedicated
More informationDDR & DDR2 SDRAM Controller Compiler
DDR & DDR2 SDRAM Controller Compiler August 2007, Compiler Version 7.1 Errata Sheet This document addresses known errata and documentation issues for the DDR and DDR2 SDRAM Controller Compiler version
More informationIntel Stratix 10 H-tile Hard IP for Ethernet Design Example User Guide
Intel Stratix 10 H-tile Hard IP for Ethernet Design Example User Guide Updated for Intel Quartus Prime Design Suite: 17.1 Subscribe Send Feedback Latest document on the web: PDF HTML Contents Contents
More information