Betrouwbare Elektronica ontwerpen en Produceren
|
|
- Allen Andrews
- 5 years ago
- Views:
Transcription
1 Betrouwbare Elektronica ontwerpen en Produceren Verbeter betrouwbaarheid, time to market en winstgevendheid met boundary scan JTAG Technologies B.V. Rik Doorneweert
2 Boundary scan Testing HW without firmware and without test pads IEEE 49. Standard since 99 and still evolving A.k.a. JTAG (Joint Test Action Group) 2
3 Adding Boundary scan to a device I/0 I/0 I/0 Boundary-Scan Register I/0 I/0 I/0 Core I/0 I/0 I/0 Bypass TCK TRST Optional Instruction Register TAP Controller TCK TRST Test Data In Test Data Out Test Mode Select Test Clock Test Reset TAP (Test Access Port) (JTAG) 3
4 UPDATE drives the Pins / Tracks Core 0 0 Bypass Update TCK TRST Optional Instruction Register TAP Controller 4
5 CAPTURE senses the Pins / Tracks Core Bypass Capture TCK TRST Optional Instruction Register TAP Controller 5
6 Testing interconnections Testvector xxxx IC Core 0 IC2 Core xx0xx Shift Update Capture Shift Mismatch! TCK Caused by an open underneath this pin 6
7 Testing the resistor presence Serial resistors Power Pull up resistors Pull down resistors Core Logic Core Logic Instruction Register Identification Register 49. TCK TRST Ground Instruction Register Identification Register 49. TCK TRST 206 JTAG Technologies 7
8 Testing through connectors Core Logic DIOS Other board Instruction Register Identification Register 49. TCK TRST 8
9 Testing Memory connections Examples: SRAM Core Logic Memory test DRAM SDRAM Instruction Register Identification Register 49. Need access to: Address bus Data bus DDR2 DDR3 DDR4 Control signals TCK TRST 9
10 Testing connections through combinatorial logic Examples: 0 And Or 0 Nand 0 0. TCK TRST 0
11 Testing connections through sequential logic Examples: ADC / DAC I2C components Clock toggle test SPI components Calibration components RS232 Ethernet chips Interactive applications TCK TRST
12 LVDS Interconnect test Core Logic Core Logic Instruction Register Identification Register 49.6 Instruction Register Identification Register 49.6 TCK TRST TCK TRST 2
13 LVDS Interconnect test C 2 C2 2 R
14 Using Special Bscan Instructions BIST (Built In Self Test) Measure voltages (Zynq/XADC) Core Logic Registers Everything what is supported by the IEEE 49. Device (see BSDL file) Boundary Scan Description Language Instruction Register Identification Register 49. TCK TRST 4
15 Using Debug & IP blocks for testing Peripherals Mem Control I2C Enet Perip. Core Logic Debug Instruction Register Identification Register Other SPI ADC/ DAC uc s: ARM Analog Devices Freescale Infineon Microchip Texas Instruments Xscale FPGA s: Altera Xilinx Actel Lattice TCK TRST NXP ST 5
16 Programming Nand / Nor Flash Core Logic NAND / NOR Flash Instruction Register Identification Register 49. TCK TRST 6
17 Programming uc s Core Logic Flash Instruction Register Identification Register 49. Analog Devices Atmel Cypress Freescale Infineon Microchip Nordic NXP Philips Renesas ST Silicon Labs TI. TCK TRST 7
18 Programming Logic JAM STAPL SVF Jedec Actel Altera Lattice Xilinx IEEE 532 8
19 Summary Capabilities Interconnections between Bscan pins Testing through Connectors Resistors presence; Serial Pull-up / Pull down LVDS connections Emulative testing At speed memory interconnection test Using Embedded instruments ISP of Flash, uc, FPGA s, cpld s What can be used on your design?
20 Definitions.Accessibility via: o Boundary Scan o Connector Pins o Test Points 2.Testability o Is it save to drive a value on an accessible net? 3.Coverage o Which potential production failures will be found by the total test strategy o An error model and example for potential production failures covered by various test methods: 20
21 DFT analysis during schematic stage HW Engineer (Bscan) Test Engineer Schematics? Accessibility? Testability Test Generation? Coverage Layout Layout Engineer 2
22 Check Test possibilities during schematic stage How? o Test development house o Test Analysis tool for various EDA tools 22
23 Test Points? Only If schematic analysis shows that you have o a too low testability o a too slow programing process If so, then add to your schematics: TP Digital <n> <level> TP Analogue <n> <voltage>..and recalculate the testability 23
24 24 Visualize Coverage
25 I m not using it for test because: Boundary scan devices are more expensive FPGA s, uc s, can NOT be purchased without it It adds tracks Only 5 to ~0, but minimizes number of Test Points It adds more work during design Less Test Points placing, Quicker Prototype HW validation Investment in tools Some FOC Tools are on the market, Services, Temp. licenses It is all new to me, I don t have time to learn Training on the job during your design process I only do one complex design per year, learning curve Out source analysis and Test pattern generation Our EMS uses other test methods for electrical test Flying Probe and ICT are more expensive & lower coverage
26 Summary: Benefits using Boundary Scan Testing HW without firmware Minimizes number of design cycles Minimizes number of Test Points Tests are already available during prototype stage High coverage of more complex designs Good failure localization One interface for testing and programming One test & ISP strategy for all product life cycles Simplifies tester configuration and fixture
27 JTAG Technologies B.V. Boschdijk 50, Eindhoven Demo s: o Analysis of schematics with JTAGMaps o Boundary scan Application development station o Boundary scan stand alone production station Hal 0 FHI Test & Meet Paviljoen 0 E 036 Questions?
SCANWORKS TEST DEVELOPMENT STATION BUNDLE
SCANWORKS TEST DEVELOPMENT STATION BUNDLE The ScanWorks Test Development Station is the most powerful set of boundary-scan test development and application tools available. It not only includes all the
More informationBOUNDARY-SCAN DFT & LAYOUT PRINCIPLES at BOARD LEVEL
BOUNDARY-SCAN DFT & LAYOUT PRINCIPLES at BOARD LEVEL Ian Saunders Ians@jtag.co.uk JTAG TECHNOLOGIES B.V. UK Sales & Support Centre Tel: 01234 831212 Fax: 01234 831616 Design For Test - Component Selection
More informationBOUNDARY-SCAN: AN INTRODUCTION. by James Stanbridge, Sales Manager of JTAG Technologies
BOUNDARY-SCAN: AN INTRODUCTION by James Stanbridge, Sales Manager of JTAG Technologies Once considered to be something of a black art, and solely an aid to manufacturing, boundary-scan is coming of age
More informationKeysight Technologies Expanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of PCBA
Keysight Technologies Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of PCBA Article Reprint This paper was first published in the 2017 IPC APEX Technical Conference, CA,
More informationExpanding IEEE Std Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly
Expanding IEEE Std 1149.1 Boundary-Scan Architecture Beyond Manufacturing Test of Printed Circuit Board Assembly Jun Balangue Keysight Technologies Singapore Jun_balangue@keysight.com Abstract This paper
More informationPCB Test & Programming Solutions from the IEEE Boundary-Scan Experts
PCB Test & Programming Solutions from the IEEE 1149.1 Boundary-Scan Experts Solutions for Today s Test and Programming Problems Throughout the electronics industry, manufacturers are turning to the latest
More informationIEEE JTAG Boundary Scan Standard
IEEE 1149.1 JTAG Boundary Scan Standard Bed-of-nails tester Motivation System view of boundary scan hardware Elementary scan cell Test Access Port (TAP) controller Boundary scan instructions Example *Joint
More informationChip & Board Testability Assessment Checklist
Chip & Board Testability Assessment Checklist Prepared by Ben Bennetts, DFT Consultant for ASSET InterTech, Inc. 1 July 2005 Abstract: BA Board Testability Assessment 2002, Bennetts Associates checklist
More informationArchitecting DFT into Board Design to Leverage Board-level Boundary Scan
Freescale Semiconductor Document Number: AN3812 Rev. 3, 01/2009 Architecting DFT into Board Design to Leverage Board-level Boundary Scan by: Rod Watt 1 Abstract With increasing board densities, multilayer
More informationJTAG/Boundary Scan Design for Testability
JTAG/Boundary Scan Design for Testability Foresighted Board Level Design for Optimal Testability Get the total Coverage! 2 Table of Contents Table of Contents Table of Contents.... 2 A short Introduction
More informationBoard-level testing and IEEE1149.x Boundary Scan standard. Artur Jutman
Board-level testing and IEEE1149.x Boundary Scan standard Artur Jutman artur@ati.ttu.ee February 2011 Outline Board level testing challenges Fault modeling at board level (digital) Test generation for
More informationLearning Module 9. Managing the Sensor: Embedded Computing. Paul Flikkema. Department of Electrical Engineering Northern Arizona University
Learning Module 9 Managing the Sensor: Embedded Computing Paul Flikkema Department of Electrical Engineering Northern Arizona University Outline Networked Embedded Systems Hardware Software Languages Operating
More informationSMT943 APPLICATION NOTE 1 APPLICATION NOTE 1. Application Note - SMT372T and SMT943.doc SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD.
APPLICATION NOTE 1 Application Note - SMT372T + SMT943 SMT943 SUNDANCE MULTIPROCESSOR TECHNOLOGY LTD. Date Comments / Changes Author Revision 07/07/10 Original Document completed CHG 1 Date 13/05/2010
More informationLecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT
1 Lecture 5: Computing Platforms Asbjørn Djupdal ARM Norway, IDI NTNU 2013 2 Lecture overview Bus based systems Timing diagrams Bus protocols Various busses Basic I/O devices RAM Custom logic FPGA Debug
More informationKeysight Technologies ABCs of Writing a Custom Boundary Scan Test
Keysight Technologies ABCs of Writing a Custom Boundary Scan Test Article Reprint This article was first published in Circuits Assembly, Printed Circuit Design and Fab in October, 2014. Reprinted with
More informationLeveraging Boundary Scan resources for comprehensive cluster testing
Leveraging Boundary Scan resources for comprehensive cluster testing Heiko Ehrenberg and Norbert Muench GOEPEL Electronics LLC 9600 Great Hills Trail, 150W, Austin, Texas 78759 USA Abstract Board level
More informationNew System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics
New System Solutions for Laser Printer Applications by Oreste Emanuele Zagano STMicroelectronics Introduction Recently, the laser printer market has started to move away from custom OEM-designed 1 formatter
More informationontap Series 4000 Overview
ontap Series 4000 Overview ontap Series 4000 software and hardware simplifies boundary scan test and programming through out your product life cycle. It enables you to easily and cost effectively design,
More informationDesign for Test (DfT) for Embedded Board Test. Foresighted Board Level Design for Optimal Testability and Coverage
Design for Test (DfT) for Embedded Board Test Foresighted Board Level Design for Optimal Testability and Coverage Content 1. Design for Test - Embedded Board Test... 5 1.1 Why Design for Test?... 5 1.2
More informationThe Boundary - Scan Handbook
The Boundary - Scan Handbook By Kenneth P. Parker Agilent Technologies * KLUWER ACADEMIC PUBLISHERS Boston / Dordrecht / London TABLE OF CONTENTS List of Figures xiii List of Tables xvi List of Design-for-Test
More informationBoundary Scan. Sungho Kang. Yonsei University
Boundary Scan Sungho Kang Yonsei University Outiline Introduction TAP Controller Instruction Register Test Data Registers Instructions Hardware Test Innovations PCB Test Conclusion 2 Boundary Scan Improve
More informationEmbedded Quality for Test. Yervant Zorian LogicVision, Inc.
Embedded Quality for Test Yervant Zorian LogicVision, Inc. Electronics Industry Achieved Successful Penetration in Diverse Domains Electronics Industry (cont( cont) Met User Quality Requirements satisfying
More information...We are boundary-scan.
...We are boundary-scan. WWW.JTAG.COM Board DFT Guidelines...We are boundary-scan. This booklet has been prepared with great care, but yet might contain inconsistencies. The reader is welcome to give any
More informationApplication Note # Design For Boundary-Scan Testing and In-System Programming Guidelines. September 18, 2003
CORELIS Application Note #02-426 Design For Boundary-Scan Testing and In-System Programming Guidelines September 18, 2003 Please send inquiries and comments to: Tech Support: support@corelis.com Sales
More informationWHICH MICRO? What does MCU needs to do in my system? What are the tasks? Dr. Adriana Becker-Gomez
1 WHICH MICRO? What does MCU needs to do in my system? What are the tasks? Dr. Adriana Becker-Gomez Email: axbeec@rit.edu Office: 9-3477 2 Specs System design: High level definition (functional specs)
More informationTAP Expander Blackhawk Emulator Expansion Pod. Document Part Number: REV B
CORELIS TAP Expander TAP Expander Blackhawk Emulator Expansion Pod User s Manual Document Part Number: 70397 REV B Copyright 2008 Corelis Inc. 13100 Alondra Blvd. Suite 102 Cerritos, CA 90703-2262 Telephone:
More informationBoundary Scan Implementation
OpenCORES s Boundary Scan Implementation Abstract This document describes Boundary Scan Implementation (software and hardware solution. It is fully IEEE 1149.1 compliant. Date : August 6, 2000 Version:
More informationAn Introduction to Programmable Logic
Outline An Introduction to Programmable Logic 3 November 24 Transistors Logic Gates CPLD Architectures FPGA Architectures Device Considerations Soft Core Processors Design Example Quiz Semiconductors Semiconductor
More informationWriteNow! In-System Programmers
WriteNow! In-System Programmers Competitive Advantages Rev. 1.4 Date: 04/11/2016 PR0002014EN The Market of Device Programming 2 In-System Programming (ISP) will rapidly grow in the next years Automotive
More informationBoundary Scan: Technology Update
ASSET InterTech, Inc. Boundary Scan: Technology Update Doug Kmetz Sales Engineer ASSET InterTech, Inc. Agilent Boundary Scan User Group Meeting May 5, 2010 Overview ASSET InterTech Driving Embedded Instrumentation
More informationEmbest SOC8200 Single Board Computer
Embest SOC8200 Single Board Computer TI's AM3517 ARM Cortex A8 Microprocessors 600MHz ARM Cortex-A8 Core NEON SIMD Coprocessor POWERVR SGX Graphics Accelerator (AM3517 only) 16KB I-Cache, 16KB D-Cache,
More informationImpact of DFT Techniques on Wafer Probe
Impact of DFT Techniques on Wafer Probe Ron Leckie, CEO, INFRASTRUCTURE ron@infras.com Co-author: Charlie McDonald, LogicVision charlie@lvision.com The Embedded Test Company TM Agenda INFRASTRUCTURE Introduction
More informationA design of real-time image processing platform based on TMS320C6678
Advanced Materials Research Online: 2014-06-25 ISSN: 1662-8985, Vols. 971-973, pp 1454-1458 doi:10.4028/www.scientific.net/amr.971-973.1454 2014 Trans Tech Publications, Switzerland A design of real-time
More informationAl Crouch ASSET InterTech InterTech.com
IJTAG Test Strategy for 3D IC Integration Al Crouch ASSET InterTech acrouch@asset InterTech.com Silicon Valley Test Conference 2011 1 Why 3D? So, who suffers? Fab Tool Providers they only have 5 customers
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Design/manufacture Process Chung EPC655 2 Design/manufacture Process Chung EPC655 3 Layout
More informationUsing Mentor Questa for Pre-silicon Validation of IEEE based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation
Using Mentor Questa for Pre-silicon Validation of IEEE 1149.1-2013 based Silicon Instruments by CJ Clark & Craig Stephan, Intellitech Corporation INTRODUCTION IEEE 1149.1-2013 is not your father s JTAG.
More informationKeysight Technologies Board Test Solutions
Keysight Technologies Board Test Solutions Keysight Restricted 1 Leading in Board Manufacturing Test Keysight Technologies Board Test Solutions Keysight Confidential 2 Current Capabilities i3070 Capabilities
More informationEarly Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy
Early Design Review of Boundary Scan in Enhancing Testability and Optimization of Test Strategy Sivakumar Vijayakumar Keysight Technologies Singapore Abstract With complexities of PCB design scaling and
More informationConfigurable Embedded Systems: Using Programmable Logic to Compress Embedded System Design Cycles
Class 330 Configurable Embedded Systems: Using Programmable Logic to Compress Embedded System Design Cycles Steven Knapp (sknapp) Arye Ziklik (arye) Triscend Corporation www.triscend.com Copyright 1998,
More informationMicroprocessors And Microcontrollers (Practical)
Microprocessors And Microcontrollers (Practical) Semester : 4 th, 5 th (TL, ES) Course Code : ES256, ES313 By: Dr. Attiya Baqai Assistant Professor, Department of Electronics, MUET. 3 Introduction to Programming
More informationGAUSS OBC ABACUS 2017
[] Table of contents Table of contents... 1 1. Introduction... 3 1.1. ABACUS Features... 3 1.2. Block Diagram... 6 2. Pinouts... 7 3. Inertial Measurement Unit Details... 10 3.1. Orientation of Axes...
More informationA Research Paper on Designing a TAP(Test Access Port)
A Research Paper on Designing a TAP(Test Access Port) 1 Mr. VISHWAS K. CHAUDHARY, 2 Mr. MANISH J. PATEL 1, 2 P. G. Students in M.E.(VLSI & ESD) Gujarat Technological University & Seer-Akademi Ahmedabad,
More informationBoundary-Scan Integration to In-Circuit Test
Boundary-Scan Integration to In-Circuit Test John Carlos O Farrill, Test Engineer, Jabil Circuit, Inc., Advanced Test Technology E-mail: Carlos_O Farrill@Jabil.com TOPICS Scope of the Paper The Distinct
More informationTypical applications where a CPLD may be the best design approach:
By: Carlos Barberis, dba Bartek Technologies Description of Bartek s CPLD1 development board. For some of us CPLD s are familiar devices and for others just another acronym in the electronic device industry.
More informationEMX Module Specifications
EMX is a combination of hardware (ARM Processor, Flash, RAM, Ethernet PHY...etc) on a very small (1.55 x1.8 ) SMT OEM 8-Layer board that hosts Microsoft.NET Micro Framework with various PAL/HAL drivers.
More informationWednesday 3/12/14 10:30am
Wednesday 3/12/14 10:30am FEEL THE BUN-IN Burn-in is used to ensure a device's reliability and lifetime. The two papers in this final session look at parallel burn-in methods. The first presents an overview
More informationSpartan-3E FPGA Design Guide for prototyping and production environment
3ème conférence Internationale des énergies renouvelables CIER-2015 Proceedings of Engineering and Technology - PET Spartan-3E FPGA Design Guide for prototyping and production environment Mohammed BOUDJEMA
More informationUsable gates 600 1,250 2,500 5,000 10,000 Macrocells Logic array blocks Maximum user I/O
MAX 3000A Programmable Logic Device Family June 2006, ver. 3.5 Data Sheet Features... High performance, low cost CMOS EEPROM based programmable logic devices (PLDs) built on a MAX architecture (see Table
More information_ V PowerPC 4xx Family On-Chip Emulation. Contents. Technical Notes
_ V9.12. 225 Technical Notes PowerPC 4xx Family On-Chip Emulation This document is intended to be used together with the CPU reference manual provided by the silicon vendor. This document assumes knowledge
More informationAGM CPLD AGM CPLD DATASHEET
AGM CPLD DATASHEET 1 General Description AGM CPLD family provides low-cost instant-on, non-volatile CPLDs, with densities from 256, 272 to 576 logic LUTs and non-volatile flash storage of 256Kbits. The
More informationVertex Detector Electronics: ODE to ECS Interface
Vertex Detector Electronics: ODE to ECS Interface LHCb Technical Note Issue: 1 Revision: 0 Reference: LHCb 2000-012 VELO Created: 1 February 2000 Last modified: 20 March 2000 Prepared By: Yuri Ermoline
More informationBoard Mounted. Power Converters. Digitally Controlled. Technical Paper 011 Presented at Digital Power Europe 2007
Digitally Controlled Board Mounted Power Converters Technical Paper 011 Presented at Digital Power Europe 2007 This paper addresses hardware designers of Information and Communication Technology equipment,
More information8. JTAG Boundary-Scan Testing in MAX V Devices
December 2 MV58-. 8. JTAG Boundary-Scan Testing in MAX V Devices MV58-. This chapter describes the IEEE Std.49. (JTAG) boundary-scan testing for Altera MAX V devices. The IEEE Std. 49. BST circuitry available
More informationFigure 1. JTAGAVRU1 application The JTAGAVRU1 is supported by AVR Studio. Updated versions of AVR Studio is found on
JTAG AVR Emulator through USB Main Features AVR Studio Compatible Supports AVR Devices with JTAG Interface Emulates Digital and Analog On-Chip Functions Data and Program Memory Breakpoints Supports Assembler
More informationLab 6: Intro to FPGAs
Lab 6: Intro to FPGAs UC Davis Physics 116B Rev 2/22/2018 There s a saying when dealing with complex electronic systems: If you can make the LED blink, you re 90% of the way there., so in this lab you
More informationUser Manual For CP-JR ARM7 USB-LPC2148 / EXP
CP-JR ARM7 USB-LPC2148 / EXP 38 CR-JR ARM7 USB-LPC2148 which is a Board Microcontroller ARM7TDMI-S Core uses Microcontroller 16/32-Bit 64 Pin as Low Power type to be a permanent MCU on board and uses MCU
More informationA PRACTICAL GUIDE TO COMBINING ICT & BOUNDARY SCAN TESTING
A PRACTICAL GUIDE TO COMBINING ICT & BOUNDARY SCAN TESTING Alan Albee GenRad, Inc. Abstract This paper focuses on the practical aspects of combining boundary scan testing with traditional In-Circuit Test.
More informationJTAG TAP CONTROLLER PROGRAMMING USING FPGA BOARD
JTAG TAP CONTROLLER PROGRAMMING USING FPGA BOARD 1 MOHAMED JEBRAN.P, 2 SHIREEN FATHIMA, 3 JYOTHI M 1,2 Assistant Professor, Department of ECE, HKBKCE, Bangalore-45. 3 Software Engineer, Imspired solutions,
More informationSMT-FMC211. Quad DAC FMC. Sundance Multiprocessor Technology Limited
Sundance Multiprocessor Technology Limited Form : QCF51 Template Date : 10 November 2010 Unit / Module Description: Quad DAC FMC Unit / Module Number: Document Issue Number: 1.1 Original Issue Date: 11
More informationQuick Start Guide for TWR-S08MM128-KIT TOWER SYSTEM MC9S08MM128. The industry s most complete solution for portable medical applications
Quick Start Guide for TWR-S08MM128-KIT TOWER SYSTEM MC9S08MM128 The industry s most complete solution for portable medical applications TOWER SYSTEM Get to Know the TWR-S08MM128-KIT BDM Interface for MC9S08MM128
More informationMicroBolt. Microcomputer/Controller Featuring the Philips LPC2106 FEATURES
Microcomputer/Controller Featuring the Philips LPC2106 FEATURES Powerful 60 MHz, 32-bit ARM processing core. Pin compatible with 24 pin Stamp-like controllers. Small size complete computer/controller with
More informationTrends in Prototyping Systems. ni logic Pvt. Ltd., Pune, India
Trends in Prototyping Systems ni logic Pvt. Ltd., Pune, India Focus of design dept. Electronic system & Flow Design problems Educating design Prototype USDP Features Applications Conclusion Agenda Faster
More informationPCN# Replace Pre-production Devices and Correct SPI Read Errors, FPGA DDR3 Chip Select, I2C LED Controller on
PCN# 20140513000 Replace Pre-production Devices and Correct SPI Read Errors, FPGA DDR3 Chip Select, I2C LED Controller on MitySOM-5CSX Family System on Modules Date: May 13, 2014 To: Purchasing Agents
More informationDigital Integrated Circuits
Digital Integrated Circuits Lecture 9 Jaeyong Chung Robust Systems Laboratory Incheon National University DIGITAL DESIGN FLOW Chung EPC6055 2 FPGA vs. ASIC FPGA (A programmable Logic Device) Faster time-to-market
More informationDriving 3D Chip and Circuit Board Test Into High Gear
Driving 3D Chip and Circuit Board Test Into High Gear Al Crouch ASSET InterTech, Inc. Emerging Standards and 3D Chip Test Taken independently, the pending ratification of one IEEE standard and the recent
More informationSpartan -3A / Spartan -3AN Out of the box, now what? Eric Crabill Xilinx, Incorporated 04/01/2007
Spartan -3A / Spartan -3AN Out of the box, now what? Eric Crabill Xilinx, Incorporated 04/01/2007 Agenda Introduction to the Starter Kit Features, Capabilities, and Uses Pre-Loaded Demo Kit Contents Summary
More informationIn-Circuit Functional Test ATE Tools
In-Circuit Functional Test ATE Tools Today many tools are available to test a PCB either in the production line and for repair purposes. In this article we ll try to highlight the basic principles behind
More informationCORRIGENDUM ISSUED FOR NATIONAL COMPETITIVE BIDDING UNDER TEQIP PHASE-II
CORRIGENDUM ISSUED FOR NATIONAL COMPETITIVE BIDDING UNDER TEQIP PHASE-II The prebid meeting for the packages to be purchased under national competitive bidding for TEQIP Phase II was held on 15/10/2013
More informationLow Power System Design
Low Power System Design Module 18-1 (1.5 hours): Case study: System-Level Power Estimation and Reduction Jan. 2007 Naehyuck Chang EECS/CSE Seoul National University Contents In-house tools for low-power
More informationS2C K7 Prodigy Logic Module Series
S2C K7 Prodigy Logic Module Series Low-Cost Fifth Generation Rapid FPGA-based Prototyping Hardware The S2C K7 Prodigy Logic Module is equipped with one Xilinx Kintex-7 XC7K410T or XC7K325T FPGA device
More informationIn-Circuit Test Vendor Support
In-Circuit Test Vendor Support February 1998, ver. 2 In-circuit testers are widely used for manufacturing tests and for the measurement of printed circuit board (PCB) systems. In-circuit testers can also
More informationUniBoard V1.0 Board Description
V1.0 Board Description Auteur(s) / Author(s): Organisatie / Organization Datum / Date Sjouke Zwier Gijs Schoonderbeek ASTRON 24-06-2010 Controle / Checked: ASTRON Goedkeuring / Approval: ASTRON Autorisatie
More informationEMBEDDED SYSTEMS: TECHNOLOGIES AND MARKETS
EMBEDDED SYSTEMS: TECHNOLOGIES AND MARKETS IFT016E September 2014 Anand Joshi Project Analyst ISBN: 1-56965-923-0 BCC Research 49 Walnut Park, Building 2 Wellesley, MA 02481 USA 866-285-7215 (toll-free
More informationRapidly Developing Embedded Systems Using Configurable Processors
Class 413 Rapidly Developing Embedded Systems Using Configurable Processors Steven Knapp (sknapp@triscend.com) (Booth 160) Triscend Corporation www.triscend.com Copyright 1998-99, Triscend Corporation.
More informationBA-BIST: Board Test from Inside the IC Out
BA-BIST: Board Test from Inside the IC Out Zoë Conroy, Cisco Al Crouch, Asset InterTech inemi BIST Project 1 05/18/2013 About this Presentation Board-Assist (BA-BIST) is enhanced IC BIST functionality
More informationFault management in an IEEE P1687 (IJTAG) environment. Erik Larsson and Konstantin Shibin Lund University Testonica Lab
Fault management in an IEEE P1687 (IJTAG) environment Erik Larsson and Konstantin Shibin Lund University Testonica Lab otivation Semiconductor technology development enables design and manufacturing of
More informationMega128-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN (317) (317) FAX
Mega128-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN 46268 (317) 471-1577 (317) 471-1580 FAX http://www.prllc.com GENERAL The Mega128-Development board is designed for
More informationHCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at:
HCAL DCC Technical Reference E. Hazen - Revised March 27, 2007 Note: Latest version of this document should be available at: http://cmsdoc.cern.ch/cms/hcal/document/countinghouse/dcc/dcctechref.pdf Table
More informationMegaAVR-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN (317) (317) FAX
MegaAVR-DEVelopment Board Progressive Resources LLC 4105 Vincennes Road Indianapolis, IN 46268 (317) 471-1577 (317) 471-1580 FAX http://www.prllc.com GENERAL The MegaAVR-Development board is designed for
More informationTEST REPORT POWER SUPPLY AND THERMAL V2
CERN European Organization for Nuclear Research Beams Department Radio Frequency RF Feedbacks and Beam Control TEST REPORT POWER SUPPLY AND THERMAL V2 By: Petri Leinonen BE-RF-FB Date: 27.06.2012 TABLE
More informationJin-Fu Li. Department of Electrical Engineering. Jhongli, Taiwan
Chapter 9 Basics of SOC Testing Jin-Fu Li Advanced Reliable Systems (ARES) Lab Department of Electrical Engineering National Central University Jhongli, Taiwan Outline Introduction SOC Test Challenge SOC
More informationReusable, Low-cost, and Flexible Multidrop System JTAG Architecture
Reusable, Low-cost, and Flexible Multidrop System Architecture Hung-chi Lihn Brocade Communications Systems, Inc. San Jose, California, USA hlihn@brocade.com Abstract A reusable, low-cost, and flexible
More informationGraduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE
FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6 ACCESS IC LAB Outline Concepts of Xilinx FPGA Xilinx FPGA Architecture Introduction to ISE Code Generator Constraints
More informationUsing Proprietary Lattice ISP Devices
August 2001 Introduction This document describes how to program Lattice s In-System Programmable (ISP ) devices that utilize the proprietary Lattice ISP State Machine for programming, rather than the IEEE
More informationCSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 12: Non-invasive attacks
CSCI 4974 / 6974 Hardware Reverse Engineering Lecture 12: Non-invasive attacks Memory technologies Quiz Attack types Non-invasive Any attack which does not damage the package Non-invasive attacks Program/debug
More informationSBC8140 Single Board Computer
SBC8140 Single Board Computer TI DM3730 Processor based on 1GHz ARM Cortex-A8 core Flexible Design with a Tiny CPU Board mounted on Expansion Board Memory supporting 256MByte DDR SDRAM and 512MByte NAND
More informationAVR Training Board-I. VLSI Design Lab., Konkuk Univ. LSI Design Lab
AVR Training Board-I V., Konkuk Univ. Tae Pyeong Kim What is microcontroller A microcontroller is a small, low-cost computeron-a-chip which usually includes: An 8 or 16 bit microprocessor (CPU). A small
More informationFigure 1. A test controller communicates with User I/O, the DUT, a DMM, and a PC (for program development).
Build a microcontroller-based functional tester Save money by embedding test capabilities into fixtures, enclosures, or larger systems. Overton Claborne, Overton Instruments A typical PC-based test system
More informationElektroonikaproduktide Testimine (P6)
CEBE seminar Jäneda, June 17, 2013 Elektroonikaproduktide Testimine (P6) Tallinn University of Technology Dept. of Computer Engineering Estonia Artur Jutman Presentation Outline No Trouble Found & Embedded
More informationNew and Emerging JTAG Standards: Changing the Paradigm of Board Test (A tutorial)
New and Emerging JTAG Standards: Changing the Paradigm of Board Test (A tutorial) Artur Jutman November 23 th, 2010 Drammen, NORWAY Presentation Outline Introduction Overview of the standards IEEE 1149.7
More informationdatasheet Controllers
...We are boundary-scan. WWW.JTAG.COM datasheet Controllers JT 37x7/TSI/PCI/PCIe/PXI QuadPOD JT 3705/USB...We are boundary-scan. JT 37x7/TSI/PCI/PCIe/PXI, QuadPOD, JT 3705/USB DATA SHEET Rugged, dependable,
More informationDigital Circuits Part 2 - Communication
Introductory Medical Device Prototyping Digital Circuits Part 2 - Communication, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Topics Microcontrollers Memory
More informationSMT166-FMC User Guide
Sundance Multiprocessor Technology Limited Product Specification Unit / Module Description: Unit / Module Number: Document Issue Number: Issue Date: Original Author: SMT166-FMC User Guide Revision History
More informationTMDXEVM6678L EVM Known issues
TMDXEVM6678L EVM Known issues 1. Software and Firmware Version List 2. TMDXEVM6678L EVM Design Enhancements 2.1 Unexpected EVM Reset Event 2.2 Incorrect pin out on the HyperLink1 connector 2.3 No support
More informationKeysight Technologies Understanding x1149 Integrity Test. Application Note
Keysight Technologies Understanding x1149 Integrity Test Application Note Introduction This application note describes in detail what the Keysight x1149 Boundary Scan Analyzer performs during the Integrity
More informationGate Estimate. Practical (60% util)* (1000's) Max (100% util)* (1000's)
The Product Brief October 07 Ver. 1.3 Group DN9000K10PCIe-4GL XilinxVirtex-5 Based ASIC Prototyping Engine, 4-lane PCI Express (Genesys Logic PHYs) Features PCI Express (4-lane) logic prototyping system
More informationAdapter Modules for FlexRIO
Adapter Modules for FlexRIO Ravichandran Raghavan Technical Marketing Engineer National Instruments FlexRIO LabVIEW FPGA-Enabled Instrumentation 2 NI FlexRIO System Architecture PXI/PXIe NI FlexRIO Adapter
More informationZephyr Engineering, Inc
Zephyr Engineering, Inc User s Manual, ZPCI.2900, Rev B Rev 1.0 9 December, 2002 1. INTRODUCTION...1 2. JUMPER DEFINITIONS...1 3. CONNECTOR DEFINITIONS...1 4. SWITCH FUNCTIONS...2 5. LED FUNCTIONS...2
More informationALTERA FPGAs Architecture & Design
ALTERA FPGAs Architecture & Design Course Description This course provides all theoretical and practical know-how to design programmable devices of ALTERA with QUARTUS-II design software. The course combines
More informationSubject: Jumper, DIP and optional resistor settings for ROACH rev Location of jumpers, switches and resistors on hardware
Technical Memo Number: NRF-KAT7-5.0-MEM-008 To : DBE Team From : Jason Manley, Francois Kapp, David George Date : 20 May 2009 Subject: Jumper, DIP and optional resistor settings for ROACH rev 1.02 Location
More information