Description. (NOTE 1) 150ns/150µA (NOTE 1)

Size: px
Start display at page:

Download "Description. (NOTE 1) 150ns/150µA (NOTE 1)"

Transcription

1 HM May 2002 K x synchronous CMOS Static RM Features Full CMOS Design Six Transistor Memory Cell Low Standby Supply Current µ Low Operating Supply Current m Fast ddress ccess Time ns Low Data Retention Supply Voltage V CMOS/TTL Compatible Inputs/Outputs JEDEC pproved Pinout Equal Cycle and ccess Times No Clocks or Strobes Required Gated Inputs No Pull-Up or Pull-Down Resistors Required Easy Microprocessor Interfacing Dual Chip Enable Control Ordering Information Description The HM is a CMOS 192 x -bit Static Random ccess Memory. The pinout is the JEDEC 2 pin, -bit wide standard, which allows easy memory board layouts which accommodate a variety of industry standard ROM, PROM, EPROM, EEPROM and RMs. The HM is ideally suited for use in microprocessor based systems. In particular, interfacing with the Intersil 0C6 and 0C microprocessors is simplified by the convenient output enable (G) input. The HM is a full CMOS RM which utilizes an array of six transistor (6T) memory cells for the most stable and lowest possible standby supply current over the full military temperature range. PCKGE TEMPERTURE RNGE (NOTE 1) 150ns/75µ (NOTE 1) 150ns/150µ (NOTE 1) 200ns/250µ PKG. NO. CERDIP -40 o C to +5 o C - HM F2.6 JN# -55 o C to +125 o C 29205BX - - F2.6 NOTE: 1. ccess Time/Data Retention Supply Current. Pinout HM (CERDIP) TOP VIE NC V CC 9 11 PIN DQ DESCRIPTION ddress Input Data Input/Output Chip Enable Chip Enable G rite Enable DQ0 11 DQ DQ7 DQ6 DQ5 G NC GND V CC Output Enable No Connections Ground Power DQ DQ4 GND DQ3 CUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1--INTERSIL or Intersil (and design) is a registered trademark of Intersil mericas Inc. Copyright Intersil mericas Inc ll Rights Reserved 1 FN3005.2

2 Functional Diagram RO DDRESS BUFFERS RO DECODER x 256 MEMORY RRY COLUMN DDRESS BUFFERS 5 5 COLUMN SELECT ( OF 256) G DQ 1 OF TRUTH TBLE MODE G Standby (CMOS) X GND X X Standby (TTL) V IH X X X X V IL X X Enable (High Z) V IL V IH V IH V IH rite V IL V IH V IL X Read V IL V IH V IH V IL 2

3 bsolute Maximum Ratings Supply Voltage V Input or Output Voltage pplied for ll Grades......GND -0.3V to V CC +0.3V Typical Derating Factor m/MHz Increase in ICCOP ESD Classification Class 1 Thermal Information Thermal Resistance (Typical) θ J θ JC CERDIP Package o C/ o C/ Maximum Storage Temperature Range o C to +150 o C Maximum Junction Temperature o C Maximum Lead Temperature (Soldering 10s) o C Die Characteristics Gate Count ,000 Gates CUTION: Stresses above those listed in bsolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Operating Conditions Operating Voltage Range V to +5.5V Operating Temperature Range HM o C to +5 o C Input Low Voltage V to +0.V Input High Voltage V to V CC +0.3V DC Electrical Specifications V CC = 5V ±10%; T = -40 o C to +5 o C (HM ) LIMITS SYMBOL PRMETER MIN MX UNITS TEST CONDITIONS ICCSB1 Standby Supply Current (CMOS) µ = GND, V CC = 5.5V ICCSB2 Standby Supply Current (TTL) - 5 m = 0.V or = 2.2V, V CC = 5.5V ICCDR Data Retention Supply Current µ = GND, V CC = 2.0V ICCEN Enabled Supply Current - 5 m = 2.2V, = 0.V, V CC = 5.5V, IIO = 0m ICCOP Operating Supply Current (Note 1) - 20 m f = 1MHz, = 0.V, = 2.2V, V CC = 5.5V, IIO = 0m II Input Leakage Current µ VI = V CC or GND, V CC = 5.5V IIOZ Input/Output Leakage Current µ = GND, VIO = V CC or GND, V CC = 5.5V VCCDR Data Retention Supply Voltage V VOH1 Output High Voltage V IOH = -1.0m, V CC = 4.5V VOH2 Output High Voltage (Note 2) V CC V IOH = -100µ, V CC = 4.5V VOL Output Low Voltage V IOL = 4.0m, V CC = 4.5V Capacitance T = +25 o C SYMBOL PRMETER MX UNITS TEST CONDITIONS CI Input Capacitance (Note 2) 12 pf f = 1MHz, ll measurements are CIO Input/Output Capacitance (Note 2) 14 pf referenced to device GND NOTES: 1. Typical derating 5m/MHz increase in ICCOP. 2. Tested at initial design and after major design changes. 3

4 C Electrical Specifications V CC = 5V ±10%; T = -40 o C to +5 o C (HM ) SYMBOL PRMETER MIN LIMITS MX UNITS TEST CONDITIONS RED CYCLE (1) TVX Read Cycle Time ns (Notes 1, 3) (2) TVQV ddress ccess Time ns (Notes 1, 3) (3) TLQV Chip Enable ccess Time ns (Notes 2, 3) (4) THQV Chip Enable ccess Time ns (Notes 1, 3) (5) TGLQV Output Enable ccess Time - 70 ns (Notes 1, 3) (6) TLQX Chip Enable Valid to Output On 10 - ns (Notes 2, 3) (7) THQX Chip Enable Valid to Output On 10 - ns (Notes 2, 3) () TGLQX Output Enable Valid to Output On 5 - ns (Notes 2, 3) (9) THQZ Chip Enable Not Valid to Output Off - 50 ns (Notes 2, 3) (10) TLQZ Chip Enable Not Valid to Output Off - 60 ns (Notes 2, 3) (11) TGHQZ Output Enable Not Valid to Output Off - 50 ns (Notes 2, 3) (12) TXQX Output Hold From ddress Change 10 - ns (Notes 2, 3) RITE CYCLE (13) TVX rite Cycle Time ns (Notes 1, 3) (14) TLH rite Pulse idth 90 - ns (Notes 1, 3) (15) TLH Chip Enable to End of rite 90 - ns (Notes 1, 3) (16) THL Chip Enable to End of rite 90 - ns (Notes 1, 3) (17) TVL ddress Setup Time Late rite 0 - ns (Notes 1, 3) (1) TVL ddress Setup Time Early rite 0 - ns (Notes 1, 3) (19) TVH ddress Setup Time Early rite 0 - ns (Notes 1, 3) (20) THX rite Recovery Time Late rite 10 - ns (Notes 1, 3) (21) THX rite Recovery Time Early rite 10 - ns (Notes 1, 3) (22) TLX rite Recovery Time Early rite 10 - ns (Notes 1, 3) (23) TDVH Data Setup Time Late rite 60 - ns (Notes 1, 3) (24) TDVH Data Setup Time Early rite (Notes 1, 3) (25) TDVL Data Setup Time Early rite 60 - ns (Notes 1, 3) (26) THDX Data Hold Time Late rite 5 - ns (Notes 1, 3) (27) THDX Data Hold Time Early rite 10 - ns (Notes 1, 3) (2) TLDX Data Hold Time Early rite 10 - ns (Notes 1, 3) (29) TLQZ rite Enable Low to Output Off - 50 ns (Notes 2, 3) (30) THQX rite Enable High to Output On 5 - ns (Notes 2, 3) NOTES: 1. Input pulse levels: 0V to 3.0V; Input rise and fall times: 5ns (max); Input and output timing reference level: 1.5V; Output load: 1 TTL gate equivalent, C L = 50pF (min) - for C L greater than 50pF, access time is derated by 0.15ns per pf. 2. Tested at initial design and after major design changes. 3. V CC = 4.5V and 5.5V. 4

5 Low Voltage Data Retention Intersil CMOS RMs are designed with battery backup in mind. Data Retention voltage and supply current are guaranteed over the operating temperature range. The following rules ensure data retention: 1. The RM must be kept disabled during data retention. This is accomplished by holding the pin between -0.3V and GND. 2. During power-up and power-down transitions, must be held between -0.3V and 10% of V CC. 3. The RM can begin operating one TVX after V CC reaches the minimum operating voltage of 4.5V. DT RETENTION MODE V CC 4.5V V IH TVX VCCOR GND FIGURE 1. DT RETENTION Read Cycles TVX (1) DDRESS 1 DDRESS 2 TVQV (2) TXQX (12) Q DT 1 DT 2 FIGURE 2. RED CYCLE I:, HIGH; G, LO 5

6 Read Cycles TVX (1) TVQV (2) TLQV (3) TLQX (6) THQZ (9) THQV (4) THQX (7) TLQZ (10) G TGLQV (5) TGLQX () TGHQZ (11) Q FIGURE 3. RED CYCLE II: HIGH rite Cycles TVX (13) TVL (17) TLH (14) THX (20) D TDVH (23) THQX (30) THDX (26) TLQZ (29) Q FIGURE 4. RITE CYCLE I: LTE RITE 6

7 rite Cycles TVX (13) TVL (1) TLH (15) THX (21) TDVH (24) THDX (27) D FIGURE 5. RITE CYCLE II: ERLY RITE - CONTROLLED BY TVX (13) TVH (19) THL (16) TLX (22) TDVL (25) TLDX (2) D FIGURE 6. RITE CYCLE III: ERLY RITE - CONTROLLED BY

8 Typical Performance Curve -3 V CC = 2.0V -4-5 LOG (I CC /(1)) T ( o C) FIGURE 7. TYPICL ICCDR vs T ll Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation s quality certifications can be viewed at Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. ccordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see

DATASHEET HM-6617/883. Features. Description. Ordering Information. Pinout. 2K x 8 CMOS PROM. FN3016 Rev.3.00 Page 1 of 7. June FN3016 Rev.3.

DATASHEET HM-6617/883. Features. Description. Ordering Information. Pinout. 2K x 8 CMOS PROM. FN3016 Rev.3.00 Page 1 of 7. June FN3016 Rev.3. DTSHT 2K x 8 CMOS PROM Features This Circuit is Processed in ccordance to MIL-STD- 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. Low Power Standby and Operating Power - ICCSB.................................

More information

Description. PACKAGE TEMPERATURE RANGE 220ns 300ns PKG. NO. CERDIP -55 o C to +125 o C HM1-6561B/883 HM1-6561/883 F18.

Description. PACKAGE TEMPERATURE RANGE 220ns 300ns PKG. NO. CERDIP -55 o C to +125 o C HM1-6561B/883 HM1-6561/883 F18. March 1997 256 x 4 CMOS RM Features This Circuit is Processed in ccordance to MI-STD- 883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1. ow Power Standby.................... 50µ Max ow

More information

HSP Histogrammer/Accumulating Buffer. Features. Applications. Ordering Information. Block Diagram FN Data Sheet July 2004

HSP Histogrammer/Accumulating Buffer. Features. Applications. Ordering Information. Block Diagram FN Data Sheet July 2004 HSP48410 Data Sheet July 2004 FN3185.3 Histogrammer/Accumulating Buffer The Intersil HSP48410 is an 84 lead Histogrammer IC intended for use in image and signal analysis. The on-board memory is configured

More information

Features DISPLAY DECODING INPUT INTERFACING. ICM7211AMlPLZ LCD Code B Microprocessor Direct Drive -40 to Ld PDIP* (Pb-free)

Features DISPLAY DECODING INPUT INTERFACING. ICM7211AMlPLZ LCD Code B Microprocessor Direct Drive -40 to Ld PDIP* (Pb-free) Data Sheet FN3158.7 4-Digit, LCD Display Driver The device is a non-multiplexed four-digit seven-segment CMOS LCD display decoder-driver. This device is configured to drive conventional LCD displays by

More information

DATASHEET X24C Bit, 16 x 16 Bit Serial AUTOSTORE NOVRAM

DATASHEET X24C Bit, 16 x 16 Bit Serial AUTOSTORE NOVRAM DATASHEET X24C45 256 Bit, 16 x 16 Bit Serial AUTOSTORE NOVRAM FN8104 Rev 0.00 FEATURES AUTOSTORE NOVRAM Automatically performs a store operation upon loss of V CC Single 5V supply Ideal for use with single

More information

ID82C88. CMOS Bus Controller. Features. Description. Ordering Information. Pinouts. March 1997

ID82C88. CMOS Bus Controller. Features. Description. Ordering Information. Pinouts. March 1997 SEMICONDUCTOR 82C88 March 1997 Features Compatible with Bipolar 8288 Performance Compatible with: - 80C86/80C88..........................(5/8MHz) - 80186/80188..........................(6/8MHz) - 8086/8088............................(5/8MHz)

More information

16Mbit, 512KX32 CMOS S-RAM MODULE

16Mbit, 512KX32 CMOS S-RAM MODULE 16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 25, 35 and 45ns Package Options: 66-Pin Ceramic PGA 1.385" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFP

More information

16Mbit, 512KX32 CMOS S-RAM MODULE

16Mbit, 512KX32 CMOS S-RAM MODULE 16Mbit, 512KX32 CMOS S-RAM MODULE Features Access Times: 17 and 20ns Package Options: 66-Pin Ceramic PGA 1.080" SQ 66-Pin Ceramic PGA 1.173" SQ 68-Lead Ceramic QFP 0.88" SQ Fit & Function JEDEC 68-CQFJ

More information

512KX8 CMOS S-RAM (Monolithic)

512KX8 CMOS S-RAM (Monolithic) 512KX8 CMOS S-RAM (Monolithic) Features Access Times: 55, 70, 85 and 100ns Package Option: 32-Pin Ceramic DIP, JEDEC Approved Pinout 36-Lead Ceramic SOJ JEDEC Approved Revolutionary Pinout 32-Lead Ceramic

More information

82C88. CMOS Bus Controller. Features. Pinouts. Ordering Information

82C88. CMOS Bus Controller. Features. Pinouts. Ordering Information 82C88 Data Sheet ugust 25, 2005 FN2979.2 CMOS Bus Controller The Intersil 82C88 is a high performance CMOS Bus Controller manufactured using a self-aligned silicon gate CMOS process (Scaled SJI IV). The

More information

DATASHEET HCTS139MS. Pinouts. Features. Description. Ordering Information. Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer

DATASHEET HCTS139MS. Pinouts. Features. Description. Ordering Information. Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer DATASHEET HCTS139MS Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer Rev X.00 Features Pinouts 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm

More information

Low Voltage, 10-Bit Digital Temperature Sensor in 8-Lead MSOP AD7314

Low Voltage, 10-Bit Digital Temperature Sensor in 8-Lead MSOP AD7314 a FEATURES 10-Bit Temperature-to-Digital Converter 35 C to +85 C Operating Temperature Range 2 C Accuracy SPI and DSP Compatible Serial Interface Shutdown Mode Space-Saving MSOP Package APPLICATIONS Hard

More information

My-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM

My-MS. MM27C ,072 x 8 CMOS EPROM PRELIMINARY INFORMATION ISSI IS27C010 FEATURES DESCRIPTION FUNCTIONAL BLOCK DIAGRAM IS27C010 ISSI MM27C010 131,072 x CMOS EPROM PRELIMINARY INFORMATION FEATURES Fast read access time: 90 ns JEDEC-approved pinout High-speed write programming Typically less than 16 seconds 5V ±10% power

More information

DATASHEET HCS109MS. Features. Pinouts. Description. Ordering Information. Radiation Hardened Dual JK Flip Flop. FN2466 Rev 2.

DATASHEET HCS109MS. Features. Pinouts. Description. Ordering Information. Radiation Hardened Dual JK Flip Flop. FN2466 Rev 2. DATASHEET HCS109MS Radiation Hardened Dual JK Flip Flop FN2466 Rev 2.00 Features 3 Micron Radiation Hardened SOS CMOS Total Dose 200K RAD (Si) SEP Effective LET No Upsets: >100 MEV-cm 2 /mg Single Event

More information

DS1225Y 64k Nonvolatile SRAM

DS1225Y 64k Nonvolatile SRAM 19-5603; Rev 10/10 NOT RECOMMENDED FOR NEW DESIGNS 64k Nonvolatile SRAM www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during

More information

Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C128. Advanced Micro Devices. 128 Kilobit (16,384 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL FINAL 128 Kilobit (16,384 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 45 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single

More information

DATASHEET 82C88. Features. Pinouts. Ordering Information. CMOS Bus Controller. FN2979 Rev 3.00 Page 1 of 12. August 13, FN2979 Rev 3.

DATASHEET 82C88. Features. Pinouts. Ordering Information. CMOS Bus Controller. FN2979 Rev 3.00 Page 1 of 12. August 13, FN2979 Rev 3. DTSHEET 82C88 CMOS Bus Controller The Intersil 82C88 is a high performance CMOS Bus Controller manufactured using a self-aligned silicon gate CMOS process (Scaled SJI IV). The 82C88 provides the control

More information

Am27C Kilobit (8 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

Am27C Kilobit (8 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP FINAL Am27C64 64 Kilobit (8 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time Speed options as fast as 45 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout

More information

DS1220AB/AD 16k Nonvolatile SRAM

DS1220AB/AD 16k Nonvolatile SRAM DS122AB/AD 16k Nonvolatile SRAM www.dalsemi.com FEATURES years minimum data retention in the absence of external power Data is automatically protected during power loss Directly replaces 2k x 8 volatile

More information

EDI8G322048C DESCRIPTION FEATURES PIN CONFIGURATION PIN NAMES

EDI8G322048C DESCRIPTION FEATURES PIN CONFIGURATION PIN NAMES 2048K x 32 Static RM CMOS, High Speed Module FETURES n 2048K x 32 bit CMOS Static n Random ccess Memory ccess Times: 20, 25, and 35ns Individual Byte Selects Fully Static, No Clocks TTL Compatible I/O

More information

ISL MMIC Silicon Bipolar Broadband Amplifier. Features. Ordering Information. Applications. Typical Application Circuit

ISL MMIC Silicon Bipolar Broadband Amplifier. Features. Ordering Information. Applications. Typical Application Circuit ISL55 Data Sheet August 25, 1 FN258.2 MMIC Silicon Bipolar Broadband Amplifier The ISL55 is a high performance gain block featuring a Darlington configuration using high f T transistors and excellent thermal

More information

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233 Data Sheet Low Voltage. V to. V, Bidirectional Logic Level Translation, Bypass Switch ADG FEATURES Operates from. V to. V supply rails Bidirectional level translation, unidirectional signal path -lead

More information

Am27C Megabit (256 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

Am27C Megabit (256 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP FINAL Am27C020 2 Megabit (256 K x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time Speed options as fast as 55 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved

More information

MOS INTEGRATED CIRCUIT

MOS INTEGRATED CIRCUIT DATA SHEET 4M-BIT CMOS STATIC RAM 256K-WORD BY 16-BIT EXTENDED TEMPERATURE OPERATION MOS INTEGRATED CIRCUIT µpd444012a-x Description The µpd444012a-x is a high speed, low power, 4,194,304 bits (262,144

More information

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations

AT28C16. 16K (2K x 8) CMOS E 2 PROM. Features. Description. Pin Configurations Features Fast Read Access Time - 150 ns Fast Byte Write - 200 µs or 1 ms Self-Timed Byte Write Cycle Internal Address and Data Latches Internal Control Timer Automatic Clear Before Write Direct Microprocessor

More information

White Electronic Designs

White Electronic Designs 256Kx32 Static RM CMOS, High Speed Module FETURES 256Kx32 bit CMOS Static Random ccess Memory ccess Times: 12, 15, 20, and 25ns Individual Byte Selects Fully Static, No Clocks TTL Compatible I/O High Density

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) DIFFERENTIAL LVDS CLOCK DRIVER 100ps PART-TO-PART SKEW 50ps BANK SKEW DIFFERENTIAL DESIGN MEETS LVDS SPEC. FOR DRIVER OUTPUTS AND RECEIVER INPUTS REFERENCE VOLTAGE AVAILABLE OUTPUT V BB LOW VOLTAGE V CC

More information

Low Voltage 1.15 V to 5.5 V, Single-Channel Bidirectional Logic Level Translator ADG3301

Low Voltage 1.15 V to 5.5 V, Single-Channel Bidirectional Logic Level Translator ADG3301 Low Voltage.5 V to 5.5 V, Single-Channel Bidirectional Logic Level Translator DG33 FETURES Bidirectional level translation Operates from.5 V to 5.5 V Low quiescent current < 5 µ No direction pin FUNCTIONL

More information

Am27C Megabit (128 K x 16-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP

Am27C Megabit (128 K x 16-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM V CC V SS V PP FINAL Am27C2048 2 Megabit (128 K x 16-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time Speed options as fast as 55 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved

More information

DS1258Y/AB 128k x 16 Nonvolatile SRAM

DS1258Y/AB 128k x 16 Nonvolatile SRAM www.maxim-ic.com FEATURES 10-Year Minimum Data Retention in the Absence of External Power Data is Automatically Protected During a Power Loss Separate Upper Byte and Lower Byte Chip- Select Inputs Unlimited

More information

Am27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C512. Advanced Micro Devices. 512 Kilobit (65,536 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL FINAL 512 Kilobit (65,536 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 55 ns Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single

More information

ACT-S128K32 High Speed 4 Megabit SRAM Multichip Module

ACT-S128K32 High Speed 4 Megabit SRAM Multichip Module CT-S128K32 High Speed 4 Megabit SRM Multichip Module Features 4 Low Power CMOS 128K x 8 SRMs in one MCM Overall configuration as 128K x 32 Input and Output TTL Compatible 17, 20, 25, 35, 45 & 55ns ccess

More information

Am27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL

Am27C020. Advanced Micro Devices. 2 Megabit (262,144 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL FINAL 2 Megabit (262,144 x 8-Bit) CMOS EPROM Advanced Micro Devices DISTINCTIVE CHARACTERISTICS Fast access time 70 ns Low power consumption 100 µa maximum CMOS standby current JEDEC-approved pinout Plug

More information

DatasheetArchive.com. Request For Quotation

DatasheetArchive.com. Request For Quotation DatasheetArchive.com Request For Quotation Order the parts you need from our real-time inventory database. Simply complete a request for quotation form with your part information and a sales representative

More information

DS WIRE INTERFACE 11 DECOUPLING CAP GND

DS WIRE INTERFACE 11 DECOUPLING CAP GND Rev ; 4/3 Hex Nonvolatile Potentiometer with General Description The contains six 256-position nonvolatile (NV) potentiometers, 64 bytes of NV user EEPROM memory, and four programmable NV I/O pins. The

More information

2-Mbit (128K x 16) Static RAM

2-Mbit (128K x 16) Static RAM 2-Mbit (128K x 16) Static RAM Features Temperature Ranges Industrial: 40 C to 85 C Automotive-A: 40 C to 85 C Automotive-E: 40 C to 125 C High speed: 55 ns Wide voltage range: 2.7V 3.6V Ultra-low active,

More information

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233

Low Voltage 1.65 V to 3.6 V, Bidirectional Logic Level Translation, Bypass Switch ADG3233 Low Voltage. V to. V, Bidirectional Logic Level Translation, Bypass Switch FEATURES Operates from. V to. V supply rails Bidirectional level translation, unidirectional signal path -lead SOT- and MSOP packages

More information

2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247

2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch ADG3247 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.244 Gbps V/3.3 V Supply Operation Selectable Level

More information

Am27C Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

Am27C Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM FINAL 1 Megabit (131,072 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS Fast access time 45 ns maximum access time Low power consumption 20 µa typical CMOS standby current JEDEC-approved pinout Single

More information

DS1249Y/AB 2048k Nonvolatile SRAM

DS1249Y/AB 2048k Nonvolatile SRAM 19-5631; Rev 11/10 www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles Low-power CMOS operation

More information

FM16W08 64Kb Wide Voltage Bytewide F-RAM

FM16W08 64Kb Wide Voltage Bytewide F-RAM Pre-Production FM16W08 64Kb Wide Voltage Bytewide F-RAM Features 64Kbit Ferroelectric Nonvolatile RAM Organized as 8,192 x 8 bits High Endurance 100 Trillion (10 14 ) Read/Writes 38 year Data Retention

More information

4-Mbit (512K x 8) Static RAM

4-Mbit (512K x 8) Static RAM 4-Mbit (512K x 8) Static RAM Features Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive: 40 C to 125 C High speed t AA = 10 ns Low active power 324 mw (max.) 2.0V data retention

More information

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic

Enhanced 1:2 VGA Mux with Monitor Detection and Priority Port Logic EVALUATION KIT AVAILABLE MAX14983E General Description The MAX14983E integrates high-bandwidth analog switches, level-translating buffers, and 5V power switches to implement a complete 1: multiplexer for

More information

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp.

LP621024E-I Series 128K X 8 BIT CMOS SRAM. Document Title 128K X 8 BIT CMOS SRAM. Revision History. AMIC Technology, Corp. 128K X 8 BIT CMOS SRAM Document Title 128K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue January 14, 2008 Preliminary 1.0 Final version release September 21, 2010

More information

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8)

AT24C01A/02/04/08/16. 2-Wire Serial CMOS E 2 PROM. Features. Description. Pin Configurations. 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) 8K (1024 x 8) AT24C01A/02/04/08/16 Features Low Voltage and Standard Voltage Operation 5.0 (V CC = 4.5V to 5.5V) 2.7 (V CC = 2.7V to 5.5V) 2.5 (V CC = 2.5V to 5.5V) 1.8 (V CC = 1.8V to 5.5V) Internally Organized 128

More information

93C76/86. 8K/16K 5.0V Microwire Serial EEPROM FEATURES DESCRIPTION PACKAGE TYPES BLOCK DIAGRAM

93C76/86. 8K/16K 5.0V Microwire Serial EEPROM FEATURES DESCRIPTION PACKAGE TYPES BLOCK DIAGRAM 8K/16K 5.0V Microwire Serial EEPROM FEATURES PACKAGE TYPES Single 5.0V supply Low power CMOS technology - 1 ma active current typical ORG pin selectable memory configuration 1024 x 8- or 512 x 16-bit organization

More information

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243

2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243 2.5 V/3.3 V, 2-Bit, Individual Control Level Translator Bus Switch ADG3243 FEATURES 225 ps Propagation Delay through the Switch 4.5 Switch Connection between Ports Data Rate 1.5 Gbps 2.5 V/3.3 V Supply

More information

CAT22C Bit Nonvolatile CMOS Static RAM

CAT22C Bit Nonvolatile CMOS Static RAM 256-Bit Nonvolatile CMOS Static RAM FEATURES Single 5V Supply Fast RAM Access Times: 200ns 300ns Infinite E 2 PROM to RAM Recall CMOS and TTL Compatible I/O Power Up/Down Protection 100,000 Program/Erase

More information

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM

CAT28C17A 16K-Bit CMOS PARALLEL EEPROM 16K-Bit CMOS PARALLEL EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast Read Access Times: 200 ns Low Power CMOS Dissipation: Active: 25 ma Max. Standby: 100 µa Max. Simple Write Operation: On-Chip Address

More information

MOS INTEGRATED CIRCUIT

MOS INTEGRATED CIRCUIT DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT µpd43256b Description The µpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery

More information

PY291A DESCRIPTION. Windowed devices for reprogramming. EPROM Technology for reprogramming. Fully TTL Compatible Inputs and Outputs

PY291A DESCRIPTION. Windowed devices for reprogramming. EPROM Technology for reprogramming. Fully TTL Compatible Inputs and Outputs 2K x 8 reprogrammable prom FEATURES EPROM Technology for reprogramming High Speed 20/25/35/50 ns (Commercial) 25/35/50 ns (Industrial) 35/50 ns (Military) Low Power Operation: 660 mw Single 5±10% Power

More information

CAT28C K-Bit Parallel EEPROM

CAT28C K-Bit Parallel EEPROM 256K-Bit Parallel EEPROM HALOGENFREE LEAD TM FREE FEATURES Fast read access times: 120/150ns Low power CMOS dissipation: Active: 25 ma max Standby: 150 µa max Simple write operation: On-chip address and

More information

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations

4-Megabit (512K x 8) 5-volt Only CMOS Flash Memory AT49F040 AT49F040T AT49F040/040T AT49F040/040T. Features. Description. Pin Configurations Features Single Voltage Operation 5V Read 5V Reprogramming Fast Read Access Time - 70 ns Internal Program Control and Timer 16K bytes Boot Block With Lockout Fast Erase Cycle Time - 10 seconds Byte By

More information

QPro XQ17V16 Military 16Mbit QML Configuration PROM

QPro XQ17V16 Military 16Mbit QML Configuration PROM R 0 QPro XQ17V16 Military 16Mbit QML Configuration PROM DS111 (v1.0) December 15, 2003 0 8 Product Specification Features 16Mbit storage capacity Guaranteed operation over full military temperature range:

More information

DATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier.

DATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier. MMIC Silicon Bipolar Broadband Amplifier NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN621 Rev 0.00

More information

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer

SY89645L. General Description. Features. Block Diagram. Applications. Markets. Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer Precision Low Skew, 1-to-4 LVCMOS/LVTTL-to-LVDS Fanout Buffer General Description The is a 3.3V, fully differential, low skew, 1:4 LVDS fanout buffer that accepts LVTTL or LVCMOS inputs. It is capable

More information

Asynchronous SRAM Operating Voltage: 5V Read Access Time: 40 ns Write Cycle Time: 30 ns Very Low Power Consumption (Pre-RAD)

Asynchronous SRAM Operating Voltage: 5V Read Access Time: 40 ns Write Cycle Time: 30 ns Very Low Power Consumption (Pre-RAD) AT65609EHV Rad Hard, 5V, 128K x 8 Very Low Power CMOS SRAM DATASHEET Features Asynchronous SRAM Operating Voltage: 5V Read Access Time: 40 ns Write Cycle Time: 30 ns Very Low Power Consumption (Pre-RAD)

More information

8K X 8 BIT LOW POWER CMOS SRAM

8K X 8 BIT LOW POWER CMOS SRAM February 2007 FEATURES Access time :55ns Low power consumption: Operation current : 15mA (TYP.), VCC = 3.0V Standby current : 1µ A (TYP.), VCC = 3.0V Wide range power supply : 2.7 ~ 5.5V Fully Compatible

More information

1 Megabit Serial Flash EEPROM SST45LF010

1 Megabit Serial Flash EEPROM SST45LF010 EEPROM FEATURES: Single.0-.V Read and Write Operations Serial Interface Architecture SPI Compatible: Mode 0 and Mode Byte Serial Read with Single Command Superior Reliability Endurance: 00,000 Cycles (typical)

More information

S-2900A. Rev.1.1. CMOS 512-bit SERIAL E 2 PROM

S-2900A. Rev.1.1. CMOS 512-bit SERIAL E 2 PROM Rev.1.1 CMOS 512-bit SERIAL E 2 PROM S-29A The S-29A is a wide operating voltage range, low power consumption 512-bit E 2 PROM. The organization is 64-word 8-bit, and can be read or written serially. It

More information

DS1345W 3.3V 1024k Nonvolatile SRAM with Battery Monitor

DS1345W 3.3V 1024k Nonvolatile SRAM with Battery Monitor 19-5587; Rev 10/10 www.maxim-ic.com FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Power supply monitor resets processor when

More information

DATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier

DATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier MMIC Silicon Bipolar Broadband Amplifier NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PARTS ISL5512, ISL5515 DATASHEET FN6199 Rev. The ISL555, ISL557, ISL558 and ISL559, ISL551, ISL5511 constitute

More information

DS1243Y 64K NV SRAM with Phantom Clock

DS1243Y 64K NV SRAM with Phantom Clock 19-6076; Rev 11/11 DS1243Y 64K NV SRAM with Phantom Clock FEATURES Real-Time Clock Keeps Track of Hundredths of Seconds, Seconds, Minutes, Hours, Days, Date of the Month, Months, and Years 8K x 8 NV SRAM

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. APPLICATION NOTE A V A I L A B L E AN61 16K X25160 2K x 8 Bit SPI Serial

More information

DS1265Y/AB 8M Nonvolatile SRAM

DS1265Y/AB 8M Nonvolatile SRAM 19-5616; Rev 11/10 www.maxim-ic.com 8M Nonvolatile SRAM FEATURES 10 years minimum data retention in the absence of external power Data is automatically protected during power loss Unlimited write cycles

More information

DS1217M Nonvolatile Read/Write Cartridge

DS1217M Nonvolatile Read/Write Cartridge DS1217M Nonvolatile Read/Write Cartridge www.maxim-ic.com GENERAL DESCRIPTION The DS1217M is a nonvolatile RAM designed for portable applications requiring a rugged and durable package. The nonvolatile

More information

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET

ICS548A-03 LOW SKEW CLOCK INVERTER AND DIVIDER. Description. Features. Block Diagram DATASHEET DATASHEET ICS548A-03 Description The ICS548A-03 is a low cost, low skew, high-performance general purpose clock designed to produce a set of one output clock, one inverted output clock, and one clock divided-by-two.

More information

White Electronic Designs

White Electronic Designs White Electronic Desig 512Kx8 STATIC RAM CMOS, MODULE FEATURES 512Kx8 bit CMOS Static Random Access Memory Access Times 2 through 1 Data Retention Function (EDI8F8512LP) TTL Compatible Inputs and Outputs

More information

FM1608B 64Kb Bytewide 5V F-RAM Memory

FM1608B 64Kb Bytewide 5V F-RAM Memory Pre-Production FM1608B 64Kb Bytewide 5V F-RAM Memory Features 64Kbit Ferroelectric Nonvolatile RAM Organized as 8,192 x 8 bits High Endurance 1 Trillion (10 12 ) Read/Writes 38 year Data Retention (@ +75

More information

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM

HM628128BI Series. 131,072-word 8-bit High speed CMOS Static RAM 131,072-word 8-bit High speed CMOS Static RAM ADE-203-363A(Z) Rev. 1.0 Apr. 28, 1995 The Hitachi HM628128BI is a CMOS static RAM organized 131,072-word 8-bit. It realizes higher density, higher performance

More information

FM18L08 256Kb Bytewide FRAM Memory

FM18L08 256Kb Bytewide FRAM Memory 256Kb Bytewide FRAM Memory Features 256K bit Ferroelectric Nonvolatile RAM Organized as 32,768 x 8 bits 45 year Data Retention Unlimited Read/Write Cycles NoDelay Writes Advanced High-Reliability Ferroelectric

More information

X K x 8 Bit 64K. 5MHz SPI Serial E 2 PROM with Block Lock TM Protection

X K x 8 Bit 64K. 5MHz SPI Serial E 2 PROM with Block Lock TM Protection 64K X25650 5MHz SPI Serial E 2 PROM with Block Lock TM Protection 8K x 8 Bit FEATURES 5MHz Clock Rate Low Power CMOS

More information

White Electronic Designs

White Electronic Designs 12Kx32 EEPROM MODULE, SMD 5962-9455 FEATURES Access Times of 120**, 140, 150, 200, 250, 300ns Packaging: 66-pin, PGA Type, 27.3mm (1.075") square, Hermetic Ceramic HIP (Package 400) 6 lead, 22.4mm sq.

More information

S-2900A. Rev CMOS 512-bit SERIAL E 2 PROM

S-2900A. Rev CMOS 512-bit SERIAL E 2 PROM Rev.1.11 CMOS 512-bit SERIAL E 2 PROM S-29A The S-29A is a wide operating voltage range, low power consumption 512-bit E 2 PROM. The organization is 64-word 8-bit, and can be read or written serially.

More information

S-24 Series. Rev.1.1 SERIAL NON-VOLATILE RAM

S-24 Series. Rev.1.1 SERIAL NON-VOLATILE RAM Rev.. SERIL NON-VOLTILE RM S- Series The S- Series is a non-volatile CMOS RM, composed of a CMOS static RM and a non-volatile electrically erasable and programmable memory (E PROM) to backup the SRM. The

More information

1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations

1-megabit (64K x 16) 5-volt Only Flash Memory AT49F1024A Features Description Pin Configurations BDTIC www.bdtic.com/atmel Features Single-voltage Operation 5V Read 5V Reprogramming Fast Read Access Time 45 ns Internal Program Control and Timer 8K Word Boot Block with Lockout Fast Erase Cycle Time

More information

128Kx8 CMOS MONOLITHIC EEPROM SMD

128Kx8 CMOS MONOLITHIC EEPROM SMD 128Kx8 CMOS MONOLITHIC EEPROM SMD 5962-96796 WME128K8-XXX FEATURES Read Access Times of 125, 140, 150, 200, 250, 300ns JEDEC Approved Packages 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300) 32 lead,

More information

Features. Applications

Features. Applications 2.5/3.3V 1-to-1 Differential to LVCMOS/LVTTL Translator Precision Edge General Description Micrel s is a 1-to-1, differential-to-lvcmos / LVTTL translator. The differential input is highly flexible and

More information

REVISIONS LTR DESCRIPTION DATE APPROVED. A Correct terminal connections in figure 2. - PHN Thomas M. Hess

REVISIONS LTR DESCRIPTION DATE APPROVED. A Correct terminal connections in figure 2. - PHN Thomas M. Hess REVISIONS LTR DESCRIPTION DTE PPROVED Correct terminal connections in figure 2. - PHN 13-01-16 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990 Prepared in

More information

ESMT M24L416256SA. 4-Mbit (256K x 16) Pseudo Static RAM. Features. Functional Description. Logic Block Diagram

ESMT M24L416256SA. 4-Mbit (256K x 16) Pseudo Static RAM. Features. Functional Description. Logic Block Diagram PSRAM 4-Mbit (256K x 16) Pseudo Static RAM Features Wide voltage range: 2.7V 3.6V Access time: 55 ns, 60 ns and 70 ns Ultra-low active power Typical active current: 1 ma @ f = 1 MHz Typical active current:

More information

MOS INTEGRATED CIRCUIT

MOS INTEGRATED CIRCUIT DATA SHEET 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT MOS INTEGRATED CIRCUIT μpd43256b Description The μpd43256b is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM. Battery

More information

DS1646/DS1646P Nonvolatile Timekeeping RAM

DS1646/DS1646P Nonvolatile Timekeeping RAM 19-5595; Rev 10/10 DS1646/DS1646P Nonvolatile Timekeeping RAM www.maxim-ic.com FEATURES Integrates NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit and Lithium Energy Source Clock Registers

More information

EVALUATION KIT AVAILABLE High-Bandwidth, VGA 2:1 Switch with ±15kV ESD Protection

EVALUATION KIT AVAILABLE High-Bandwidth, VGA 2:1 Switch with ±15kV ESD Protection 19-5; Rev ; 1/9 EVALUATION KIT AVAILABLE High-Bandwidth, VGA :1 Switch General Description The integrates high-bandwidth analog switches, level-translating buffers, and level-translating FET switches to

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Description. Features. Block Diagram DATASHEET DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) or LVDS input pairs

More information

A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

A23W8308. Document Title 262,144 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark Preliminary 262,144 X 8 BIT CMOS MASK ROM Document Title 262,144 X 8 BIT CMOS MASK ROM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 11, 1999 Preliminary PRELIMINARY (November,

More information

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features

2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS Features DATASHEET 2:1 MULTIPLEXER CHIP FOR PCI-EXPRESS ICS557-08 Description The ICS557-08 is a 2:1 multiplexer chip that allows the user to select one of the two HCSL (Host Clock Signal Level) input pairs and

More information

FEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V

FEATURES. Single Power Supply Operation - Low voltage range: 2.70 V V FEATURES Single Power Supply Operation - Low voltage range: 2.70 V - 3.60 V - IS39LV040: 512K x 8 (4 Mbit) - IS39LV010: 128K x 8 (1 Mbit) - IS39LV512: 64K x 8 (512 Kbit) - 70 ns access time - Uniform 4

More information

Craft Port Tiny RS-232 Transceiver for Portable Applications ADM101E. Data Sheet FUNCTIONAL BLOCK DIAGRAM

Craft Port Tiny RS-232 Transceiver for Portable Applications ADM101E. Data Sheet FUNCTIONAL BLOCK DIAGRAM Data Sheet FEATURES 460 kbit/s Transmission Rate Single 5 V Power Supply Compatible with RS-232 Input/Output Levels 0.1 μf Charge Pump Capacitors One Driver and One Receiver On-Board DC-DC Converter ±4.2

More information

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM

QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM R DS126 (v1.0) December 18, 2003 0 8 Product Specification 0 QPro XQR17V16 Radiation Hardened 16Mbit QML Configuration PROM Features Latch-Up Immune to LET >120 MeV/cm 2 /mg Guaranteed TID of 50 krad(si)

More information

SN54LVTH16240, SN74LVTH V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54LVTH16240, SN74LVTH V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation Support Mixed-Mode Signal Operation (5-V Input

More information

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations

AT29C K (32K x 8) 5-volt Only CMOS Flash Memory. Features. Description. Pin Configurations Features Fast Read Access Time - 70 ns 5-Volt-Only Reprogramming Page Program Operation Single Cycle Reprogram (Erase and Program) Internal Address and Data Latches for 64-Bytes Internal Program Control

More information

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb

AS6C6264 8K X 8 BIT LOW POWER CMOS SRAM REVISION HISTORY. Feb REVISION HISTORY Revision Description Issue Date 1.0 Initial issue Feb 2007 2.0 Add-in industrial temperature option for 28-pin 600 July 2017 mil PDIP. Standby current(isb1) reduced to be 20uA for I-grade

More information

ICE27C Megabit(128KX8) OTP EPROM

ICE27C Megabit(128KX8) OTP EPROM 1- Megabit(128KX8) OTP EPROM Description The is a low-power, high-performance 1M(1,048,576) bit one-time programmable read only memory (OTP EPROM) organized as 128K by 8 bits. It is single 5V power supply

More information

V PP IN V CC3 IN V CC5 IN EN0 EN1 MIC2561 V CC5_EN V CC3_EN

V PP IN V CC3 IN V CC5 IN EN0 EN1 MIC2561 V CC5_EN V CC3_EN MIC2561 PCMCIA Card Socket and V PP Switching Matrix Final Information General Description The MIC2561 & V PP Matrix controls PCMCIA (Personal Computer Memory Card International Association) memory card

More information

DS1302. Trickle Charge Timekeeping Chip FEATURES PIN ASSIGNMENT PIN DESCRIPTION

DS1302. Trickle Charge Timekeeping Chip FEATURES PIN ASSIGNMENT PIN DESCRIPTION DS132 Trickle Charge Timekeeping Chip FEATURES Real time clock counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap year compensation valid up to 21 31 x 8 RAM

More information

Am28F Megabit (262,144 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory V Flash DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION

Am28F Megabit (262,144 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory V Flash DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION FINAL Am28F020 2 Megabit (262,144 x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory DISTINCTIVE CHARACTERISTICS High performance Access times as fast as 70 ns CMOS low power consumption 30 ma maximum active

More information

Frequency Generator for Pentium Based Systems

Frequency Generator for Pentium Based Systems Integrated Circuit Systems, Inc. ICS969C-23 Frequency Generator for Pentium Based Systems General Description The ICS969C-23 is a low-cost frequency generator designed specifically for Pentium-based chip

More information

Description INPUT INTERFACING

Description INPUT INTERFACING SEMICONDUCTOR ICM711, ICM71 December 1993 Features ICM711 (LCD) Description -Digit ICM711 (LCD) and ICM71 (LED) Display Drivers Four Digit Non-Multiplexed 7 Segment LCD Display Outputs With Backplane Driver

More information

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations

AT28C K (32K x 8) Paged CMOS E 2 PROM. Features. Description. Pin Configurations AT28C256 Features Fast Read Access Time - 150 ns Automatic Page Write Operation Internal Address and Data Latches for 64-Bytes Internal Control Timer Fast Write Cycle Times Page Write Cycle Time: 3 ms

More information

Applications +5V V CC V S EN SYNCH0, SYNCV0 SDA0, SCL0 RED SYNCH1, SYNCV1 SDA1, SCL1 MAX14895E BLU GND

Applications +5V V CC V S EN SYNCH0, SYNCV0 SDA0, SCL0 RED SYNCH1, SYNCV1 SDA1, SCL1 MAX14895E BLU GND 19-5819; Rev ; 3/11 E V A L U A T I O N K I T A V A I L A B L E MAX14895E General Description The MAX14895E integrates level-translating buffers and features RED, GRN, and BLU (RGB) port protection for

More information