Design Space Exploration of the Lightweight Stream Cipher WG-8 for FPGAs and ASICs

Size: px
Start display at page:

Download "Design Space Exploration of the Lightweight Stream Cipher WG-8 for FPGAs and ASICs"

Transcription

1 Design Space Exploration of the Lightweight Stream Cipher WG- for FPGAs and ASICs Gangqiang Yang, Xinxin Fan, Mark Aagaard and Guang Gong University of Waterloo Sept 9, 013 Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

2 Smart devices are everywhere. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, 013 / 9

3 Smart devices are everywhere. Lightweight symmetric ciphers. Block ciphers: HIGHT, PRESENT, CLEFIA, LED, PRINCE, SIMON/SPECK. Stream ciphers: Grain, Trivium, MICKEY, lightweight instances of WG stream cipher family. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, 013 / 9

4 FSM ω Mult DIN S 19 S 9 S S 7 S 6 S 5 S 4 S 3 S S 1 S 0 x 19 WGP-(x 19 ) Tr( ) 1 Keystream WG- Transformation Module WGT-(x 19 ) Figure 1: The High-Level Hardware Architecture of the Lightweight Stream Cipher WG- Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

5 Overview 1 Introduction to WG- Hardware architecture of WG- Preliminaries Behaviour and hardware architecture of WG- 3 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using look-up tables Implementation of WGT- module using 1 Implementation of WGT- module using Implementation of WGT- module using 3 4 The multiplication by ω module 5 Results Results for FPGAs Results for ASICs Discussions 6 Conclusions Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

6 Introduction to WG- WG- WG- is a recently proposed lightweight instance of the WG stream cipher family. Good randomness properties, including period, balance, ideal two-level autocorrelation, ideal tuple distribution, and exact linear complexity. Resist to time/memory/data trade-off attack, differential attack, algebraic attack, correlation attack, cube attack and discrete fourier transform (DFT) attack. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

7 Introduction to WG- WG- WG- is a recently proposed lightweight instance of the WG stream cipher family. Good randomness properties, including period, balance, ideal two-level autocorrelation, ideal tuple distribution, and exact linear complexity. Resist to time/memory/data trade-off attack, differential attack, algebraic attack, correlation attack, cube attack and discrete fourier transform (DFT) attack. Recent work has demonstrated the advantages of tower field constructions for finite field arithmetic in the AES(S-box) and WG-16 ciphers. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

8 Introduction to WG- WG- WG- is a recently proposed lightweight instance of the WG stream cipher family. Good randomness properties, including period, balance, ideal two-level autocorrelation, ideal tuple distribution, and exact linear complexity. Resist to time/memory/data trade-off attack, differential attack, algebraic attack, correlation attack, cube attack and discrete fourier transform (DFT) attack. Recent work has demonstrated the advantages of tower field constructions for finite field arithmetic in the AES(S-box) and WG-16 ciphers. Purpose. Investigate three different tower field constructions in F and analyze their effect in hardware architectures for WG-. Explore the design space and hardware performance for WG- on low-cost FPGAs and CMOS 65nm ASICs in terms of area, speed and power consumption. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

9 Introduction to WG- Main contribution We proposed four different hardware architectures for WG- transformation module (WGT-). 1. Directly employs look-up table over F.. Based on the tower construction F ( 4 ) together with small 4 4 look-up tables for arithmetic in F Based on the tower construction F ( 4 ), but with type-i optimal normal basis (ONB) for efficient computations in F Benefits from the construction F (( ) ) enables the simplification of the trace of product of two finite field elements. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

10 Hardware architecture of WG- Preliminaries Preliminaries p(x) = x + x 4 + x 3 + x + 1, a primitive polynomial of degree over F. F, the extension field of F defined by the primitive polynomial p(x) with elements. ω is a primitive element of F and p(ω) = 0. Tr(x) = x + x + x + x 3 + x 4 + x 5 + x 6 + x 7, the trace function from F F. l(x) = x 0 + x 9 + x + x 7 + x 4 + x 3 + x + x + ω, the feedback polynomial of LFSR (which is also a primitive polynomial over F ). q(x) = x + x x x x , a permutation polynomial over F. WGP-(x d ) = q(x d + 1) + 1, the WG- permutation with decimation d = 19 from F F, where d is coprime to 1. WGT-(x d ) = Tr(WGP-(x d )) = Tr(q(x d + 1)), the WG- transformation with decimation d = 19 from F F. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

11 Hardware architecture of WG- Behaviour and hardware architecture of WG- Behaviour of WG- WG- consists of a 0-stage LFSR with feedback polynomial l(x) followed by WG- transformation module (WGT-(x 19 )). It contains loading and initialization phase, and running phase. Loading and initialization phase. The loading phase will take 0 clock cycles for loading the initial state S i. The initialization phase will run for 40 clock cycles after the loading phase based on the recursive relation in the picture. S 19 S 1 S 17 S 16 S 15 S 14 S 13 S 1 S 11 S 10 x 19 WGP-(x 19 ) ω S 9 S S 7 S 6 S 5 S 4 S 3 S S 1 S 0 WGP-(x 19 ): WG- Permutation Module Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, 013 / 9

12 Hardware architecture of WG- Behaviour and hardware architecture of WG- Running phase ω S 19 S 1 S 17 S 16 S 15 S 14 S 13 S 1 S 11 S 10 S 9 S S 7 S 6 S 5 S 4 S 3 S S 1 S 0 WGT-(x 19 ) WGT-(x 19 ): WG- Transformation Module x 19 WGP-(x 19 ) Tr( ) 1 keystream WGP-(x 19 ): WG- Permutation Module Tr( ): Trace Computation Module Running phase The recursive relation for updating the LFSR in the running phase is different from the loading and initialization phase. 1-bit keystream is generated from the trace module after each clock cycle. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

13 Hardware architecture of WG- Behaviour and hardware architecture of WG- Hardware architecture of WG- FSM ω Mult DIN S 19 S 9 S S 7 S 6 S 5 S 4 S 3 S S 1 S 0 x 19 WGP-(x 19 ) Tr( ) 1 Keystream WG- Transformation Module WGT-(x 19 ) Four main components. 0-stage LFSR. WGT-(x 19 ). (most important) FSM. Multiplication by ω module. WGT-(x 19 ) was further split into WGP-(x 19 ) and trace modules. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

14 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using LUT and Tower Field arithmetic 4 ( ) 4 ( ) (( ) ) f ( x) 1 f ( x) /1 g ( x) 3 LUT 4 e ( x) 1 4 e ( x) ( ) f ( x) 3 Figure : Look-up table in F Figure 3: Tower Field 1 construction for F Figure 4: Tower Field construction for F e ( x) 3 Figure 5: Tower Field 3 construction for F Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

15 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using look-up tables Implementation of WG- transformation module using look-up tables Pre-compute WGP-(x 19 ) and store the results in a look-up table, (Table(WGP-)). Pre-compute WGT-(x 19 ) = Tr(WGP-(x 19 )) and store the results in a 1 look-up table, (Table(WGT-)). FSM ω Mult DIN S 19 S 9 S S 7 S 6 S 5 S 4 S 3 S S 1 S 0 Table(WGT-) Table(WGP-) 1 Keystream Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

16 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 1 Implementation of WGT- module using 1 (Tower Field arithmetic) 4 ( ) 4 f ( x) 1 e ( x) 1 Figure 6: Tower Field 1 construction for F The tower construction is used to calculate the multiplication efficiently in F. t is calculated by cyclic shift operation using normal basis (NB). The conversion matrices between and NB representations are needed. e 1 (x) is a primitive polynomial. The arithmetic in F 4 is conducted with the aid of a 4 4 exponentiation table T exp and a 4 4 logarithm table T log. The table T exp stores exponentiation α i, i = 0, 1,..., 14. The table T log keeps the exponent i for each α i, i = 0, 1,..., 14. AB = T exp(t log A + T log B). Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

17 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 1 Implementation of WGT-(x 19 ) module WGP- and WGT- modules. WGP-(x 19 ) = y + y y 6 (y y 3 1 ) + y 3 ( 3 ( 1)+1 + 1, ) y = x WGT-(x 19 ) = Tr y + y y 6 (y y 3 1 ) + y 3 ( 3 1)+1. A simple WGT-(x 19 ) module described in normal basis (NB). 4 x 4 x M 4 + M x x 1 x x 19 M S : -bit Multiplier : -bit Squarer 1 y ( ) 3 1 y 3 y 3 M y y y 6 6 y 3 ( 3 1) y 3 +1 y 1 y 6 (y y 3 1 ) M 4 M WGT-(x19) Tr( ) 1 WGP-(x 19 ) Initialization Feedback Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

18 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using Implementation of WGT- module using (Tower Field arithmetic) 4 ( ) 4 f ( x) /1 e ( x) f (x) is the same as f 1 (x). e (x) is only an irreducible polynomial. Type-I optimal normal basis(onb) exists, and the arithmetic calculation in F 4 is very efficient. Figure 7: Tower Field construction for F Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

19 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 4 x 4 x M 4 + M x x 1 x x 19 M S : -bit Multiplier : -bit Squarer 1 y ( ) 3 1 y 3 y 3 M y y y 6 6 y 3 ( 3 1) y 3 +1 y 1 y 6 (y y 3 1 ) M 4 M WGT-(x19) Tr( ) 1 WGP-(x 19 ) Initialization Feedback Figure : Simple description of WGT-(x 19 ) module in normal basis (NB) Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

20 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using x NB 0x : Method 1 0xFF: Method y 4 1 M T N x 4 M x 4 N T M M NB x NB y NB M N T M N T y 3 x x x 4 + y 3 3 M M NB N T x 19 y 3 +1 y ( ) 3 1 y 3 1 y 3 3 ( 3 1) y 3 1 WGT-(x 19 ) M T N M y 3 ( 3 1) NB NB N T M Tr( ) 1 3 WGP-(x 19 ) y y y M 6 T N M T N 6 6 y M NB NB N T M Initialization 4 6 (y y 3 1 ) Feedback x : Method 1 : Different Trace Functions for Method 1 and Method 0xFF: Method M S : -bit Multiplier : -bit Squarer Figure 9: The Hardware Architecture of WGT-(x 19 ) module for 1 and. Differences between 1 and. Multiplication M. Conversion matrices. Trace function. Representation of 1 in different tower field. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

21 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 3 Implementation of WGT- module using 3 (Tower Field arithmetic) (( ) ) g ( x) 3 The arithmetic operations in F, F ( ), F (( ) ) are all computed using logic directly. ( ) f ( x) 3 e ( x) 3 Figure 10: Tower Field 3 construction for F U V Special trace property can be obtained based on this tower construction. M V The trace of multiplication U and V in F (( ) ) can be computed as the inner product of U and V, i.e, Tr(UV) = Tr Z = U M Tr 7 i=0 (u i 1 v i ) U V Z Z Gangqiang Yang (University of Waterloo) ULightweight Stream Cipher WG- Sept 9, / 9

22 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 3 Hardware architecture of WGT-(x 19 ) module for running phase using the trace property WGT- (x 19 ) can be computed as follows: WGT-(x 19 ) = Tr(WGP-(x 19 )), x F ( ) = Tr y y 3 +1 y 6 (y 3 +1 y 3 1 ) y 3 ( 3 1) y = Tr(y y 3 +1 ) 1 Tr(y 6 (y 3 +1 y 3 1 )) 1 Tr(y (3 1) y 6 ) = Tr(y y 3 +1 ) 1 Tr(y 6 (y 3 +1 y 3 1 y (3 1) )). Two multiplications y 6 (y 3 +1 y 3 1 ) and y 3 ( 3 1) y inside the trace function have been replaced by the bitwise AND and XOR operations. Problem: The values of these two multiplications y 6 (y 3 +1 y 3 1 ) and y 3 ( 3 1) y are missing. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

23 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 3 Hardware architecture of WGP-(x 19 ) module for the initialization phase WGP- can be computed as follows: WGP-(x 19 ) = q(x ) + 1, x F = (1 y y 3 +1 ) (y 6 (y 3 +1 y 3 1 )) (y 3 ( 3 1) y). y 3 +1 and y 3 1 can be obtained from the WGT-(x 19 ) module. Question: How can we recover the values of these two multiplications y 6 (y 3 +1 y 3 1 ) and y 3 ( 3 1) y? Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

24 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 3 Hardware architecture of WGP-(x 19 ) module for the initialization phase WGP- can be computed as follows: WGP-(x 19 ) = q(x ) + 1, x F = (1 y y 3 +1 ) (y 6 (y 3 +1 y 3 1 )) (y 3 ( 3 1) y). y 3 +1 and y 3 1 can be obtained from the WGT-(x 19 ) module. Question: How can we recover the values of these two multiplications y 6 (y 3 +1 y 3 1 ) and y 3 ( 3 1) y? WGP- module is only used in the initialization phase. we can keep the throughput of the running phase to be 1 bit/cycle, while decreasing the throughput of the initialization phase (i.e., < 1 bit/cycle). It can be done by increasing the length of the initialization phase and reuse the existing multipliers. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

25 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 3 a b M c M e 1 d a c sel M e b d sel Figure 11: Reuse the multiplier in two consecutive clock cycles. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

26 The WG- transformation module WGT- (x 19 ) Implementation of WGT- module using 3 Integrated hardware architecture for computing WGT- and WGP- 0xFF y MT N 6 y 6 NB y y 3 3 y 3 0 MN T NB NB S y y 3 M sel 1 S y 4 0 MUX 3 MN T sel MUX 4 M MUX 1 sel y i=0 xi Keystream y y 7 i= xi WGT-(x 19 ) MUX M y 3 ( 3 1) 0 1 MUX 6 -bit Reg 1 clk -bit y 3 ( 3 1) Reg MN T clk y 3 1 MT N NB 1 y 3 +1 y 3 1 y 3 ( 3 1) NB y (3 1) NB 3 MN T y (3 1) x (NB) 4 1 x 4 NB MN T x NB x 4 x MN T M x 1 M 1 x 19 MUX 0 5 -bit Reg 3 clk MT N NB Intialization Feedback WGP-(x 19 ) MN T x Figure 1: The Integrated Hardware Architecture for Computing WGP-(x 19 ) and WGT-(x 19 ) Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, 013 / 9

27 The multiplication by ω module The multiplication by ω module FSM ω Mult DIN S 19 S 9 S S 7 S 6 S 5 S 4 S 3 S S 1 S 0 x 19 WGP-(x 19 ) Tr( ) 1 Keystream WG- Transformation Module WGT-(x 19 ) Using finite field arithmetic: X ω = x 7 + x 0 ω + (x 1 1 x 7 )ω + (x 1 x 7 )ω 3 + (x 3 1 x 7 )ω 4 + x 4 ω 5 + x 5 ω 6 + x 6 ω 7. X F under polynomial basis (PB). X ω = M (x 0, x 1,, x 6, x 7 )T. Normal basis (NB). Using the look-up table. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

28 Results Results for FPGAs Results for flip-flops, area, speed, and power consumption analysis of FPGA implementations Spartan-3(xc3s1000) Key IV Data #FFs Area Maximum Dynamic Maximum Optimality Implementations Size Size Rates Frequency Power Throughput T/A T/P T/(A*P) (bits) (bits) (bits/ (Slices) (MHz) (W) (Mbps) (Mbps/ (Mbps/ (Mbps/ cycle) #Slices) W) Slices*W) WG- (LUT) WG- (LUT) WG- ( 1) WG- ( 1) WG- ( ) WG- ( ) WG- ( 3) WG- ( 3) Grain Trivium We use Synopsys Synplify for synthesis, Xilinx ISE for implementation and Modelsim for simulation. All results are obtained after post place-and-route phase and the dynamic power consumption are recorded at a frequency of 33.3 MHz except 1 (16.7 MHz). For serial design, we take advantage of SRL16 in Spartan-3 device, which can reduce the flip-flop numbers and area significantly. Using parallel LFSR to achieve data rate from one to eleven bits/cycle. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

29 Results Results for ASICs Area, speed, and power consumption results for ASIC implementations. CMOS 65nm Key IV Data Area Optimum Total Maximum Optimality Implementations Size Size Rates Frequency Power Throughput T/A T/P T/(A*P) (bits) (bits) (bits/ (GE) (MHz) (mw) (Mbps) (Mbps/ (Mbps/ (Mbps/ cycle) #GE) mw) GE*mW) WG- (LUT) WG- (LUT) WG- ( 1) WG- ( 1) WG- ( ) WG- ( ) WG- ( 3) WG- ( 3) Grain Grain Trivium Trivium We use Synopsys Design Compiler for synthesis and Cadence SoC Encounter for place & route phase. we use TSMC CMOS 65nm LPLV technology. All results are obtained after post place-and-route phase and the dynamic power consumption are recorded at their optimum frequency for all designs. The Modelsim simulation is run for 000 clock cycles, including the initialization and running phases. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

30 Results Discussions Discussions The WG- (LUT) method is the best hardware solution for the WG- stream cipher. For the three tower field methods, the best one is dependent on the data rates and different metrics. Table 1: The best Tower Field method for different metrics Data Rates FPGA ASIC T/A T/P T/(A*P) T/A T/P T/(A*P) / /3 Table : The number of multipliers and multiplexers and the area of them Implementations Multipliers Multiplier Multiplier Multiplexers (Number) (Single area) (Total areas) (Number) (slices) (slices) Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

31 Results Discussions Discussions Compare results with Grain and Trivium. For the FPGA results, Grain and Trivium are better than WG-(LUT) method in metric of T/A for both date rates one and eleven. For the ASIC results, WG-(LUT) is 105% better than Trivium in metric of T/P and 13% better in T/(A*P) for data rates one. For data rates eleven, it is 3% better in T/P. For ASIC results, WG-(LUT) is % better than Grain in metric of T/P for data rates one. Guaranteed mathematical properties of WG-. WG- has desired randomness properties like period, balance, ideal two-level autocorrelation, ideal tuple distribution, and exact linear complexity. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

32 Conclusions Conclusions and future work Conclusions: Four implementation methods for WG- transformation module (WGT-) are proposed. LUT: Look-up tables. 1: Tower construction F ( 4 ) with small 4 4 look-up tables in F 4. : Tower construction F ( 4 ) with Type-I optimal normal basis (ONB) in F 4. 3: Tower construction F (( ) ) with special trace property. The tower field constructions affect the hardware architecture of WG- and also the area of one multiplier. Make trade-offs in terms of area, speed, and power consumption. Among the three tower field constructions, with type-i optimal normal basis is the best choice in most cases for WG-. Future work: Explore more efficient tower field constructions for large size WG stream ciphers, i.e, WG-10, WG-11, WG-14, and other lightweight stream ciphers. More architecture optimizations, such as pipelining and reuse techniques can be performed to improve the speed, area and power consumption. Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, 013 / 9

33 Conclusions Q & A? Gangqiang Yang (University of Waterloo) Lightweight Stream Cipher WG- Sept 9, / 9

A New Architecture of High Performance WG Stream Cipher

A New Architecture of High Performance WG Stream Cipher A New Architecture of High Performance WG Stream Cipher Grace Mary S. 1, Abhila R. Krishna 2 1 P G Scholar, VLSI and Embedded Systems, Department of ECE T K M Institute of Technology, Kollam, India 2 Assistant

More information

Advanced WG and MOWG Stream Cipher with Secured Initial vector

Advanced WG and MOWG Stream Cipher with Secured Initial vector International Journal of Scientific and Research Publications, Volume 5, Issue 12, December 2015 471 Advanced WG and MOWG Stream Cipher with Secured Initial vector Dijomol Alias Pursuing M.Tech in VLSI

More information

Optimized Hardware Implementations of Lightweight Cryptography

Optimized Hardware Implementations of Lightweight Cryptography Optimized Hardware Implementations of Lightweight Cryptography by Gangqiang Yang A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree of Doctor of Philosophy

More information

FPGA Implementation of WG Stream Cipher

FPGA Implementation of WG Stream Cipher FPGA Implementation of WG Stream Cipher Anna Johnson Assistant Professor,ECE Department, Jyothi Engineering College,Thrissur Abstract Cryptography is the technique of providing security to a network. The

More information

Efficient FPGA Implementations of PRINT CIPHER

Efficient FPGA Implementations of PRINT CIPHER Efficient FPGA Implementations of PRINT CIPHER 1 Tadashi Okabe Information Technology Group Tokyo Metropolitan Industrial Technology Research Institute, Tokyo, Japan Abstract This article presents field

More information

Topics. Midterm Finish Chapter 7

Topics. Midterm Finish Chapter 7 Lecture 9 Topics Midterm Finish Chapter 7 Xilinx FPGAs Chapter 7 Spartan 3E Architecture Source: Spartan-3E FPGA Family Datasheet CLB Configurable Logic Blocks Each CLB contains four slices Each slice

More information

INTRODUCTION TO FPGA ARCHITECTURE

INTRODUCTION TO FPGA ARCHITECTURE 3/3/25 INTRODUCTION TO FPGA ARCHITECTURE DIGITAL LOGIC DESIGN (BASIC TECHNIQUES) a b a y 2input Black Box y b Functional Schematic a b y a b y a b y 2 Truth Table (AND) Truth Table (OR) Truth Table (XOR)

More information

Encryption / decryption system. Fig.1. Block diagram of Hummingbird

Encryption / decryption system. Fig.1. Block diagram of Hummingbird 801 Lightweight VLSI Design of Hybrid Hummingbird Cryptographic Algorithm NIKITA ARORA 1, YOGITA GIGRAS 2 12 Department of Computer Science, ITM University, Gurgaon, INDIA 1 nikita.0012@gmail.com, 2 gigras.yogita@gmail.com

More information

FFT/IFFTProcessor IP Core Datasheet

FFT/IFFTProcessor IP Core Datasheet System-on-Chip engineering FFT/IFFTProcessor IP Core Datasheet - Released - Core:120801 Doc: 130107 This page has been intentionally left blank ii Copyright reminder Copyright c 2012 by System-on-Chip

More information

Design and Implementation of 3-D DWT for Video Processing Applications

Design and Implementation of 3-D DWT for Video Processing Applications Design and Implementation of 3-D DWT for Video Processing Applications P. Mohaniah 1, P. Sathyanarayana 2, A. S. Ram Kumar Reddy 3 & A. Vijayalakshmi 4 1 E.C.E, N.B.K.R.IST, Vidyanagar, 2 E.C.E, S.V University

More information

FPGA Implementation of High Speed AES Algorithm for Improving The System Computing Speed

FPGA Implementation of High Speed AES Algorithm for Improving The System Computing Speed FPGA Implementation of High Speed AES Algorithm for Improving The System Computing Speed Vijaya Kumar. B.1 #1, T. Thammi Reddy.2 #2 #1. Dept of Electronics and Communication, G.P.R.Engineering College,

More information

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS

PERFORMANCE ANALYSIS OF HIGH EFFICIENCY LOW DENSITY PARITY-CHECK CODE DECODER FOR LOW POWER APPLICATIONS American Journal of Applied Sciences 11 (4): 558-563, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.558.563 Published Online 11 (4) 2014 (http://www.thescipub.com/ajas.toc) PERFORMANCE

More information

Field Programmable Gate Array (FPGA)

Field Programmable Gate Array (FPGA) Field Programmable Gate Array (FPGA) Lecturer: Krébesz, Tamas 1 FPGA in general Reprogrammable Si chip Invented in 1985 by Ross Freeman (Xilinx inc.) Combines the advantages of ASIC and uc-based systems

More information

AES Core Specification. Author: Homer Hsing

AES Core Specification. Author: Homer Hsing AES Core Specification Author: Homer Hsing homer.hsing@gmail.com Rev. 0.1.1 October 30, 2012 This page has been intentionally left blank. www.opencores.org Rev 0.1.1 ii Revision History Rev. Date Author

More information

Verilog for High Performance

Verilog for High Performance Verilog for High Performance Course Description This course provides all necessary theoretical and practical know-how to write synthesizable HDL code through Verilog standard language. The course goes

More information

The Simeck Family of Lightweight Block Ciphers

The Simeck Family of Lightweight Block Ciphers The Simeck Family of Lightweight Block Ciphers Gagqiag Yag, Bo Zhu, Valeti Suder, Mark D. Aagaard, ad Guag Gog Electrical ad Computer Egieerig, Uiversity of Waterloo Sept 5, 205 Yag, Zhu, Suder, Aagaard,

More information

A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm

A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm A High-Performance VLSI Architecture for Advanced Encryption Standard (AES) Algorithm N. M. Kosaraju, M. Varanasi & Saraju P. Mohanty VLSI Design and CAD Laboratory Homepage: http://www.vdcl.cse.unt.edu

More information

Sine/Cosine using CORDIC Algorithm

Sine/Cosine using CORDIC Algorithm Sine/Cosine using CORDIC Algorithm Prof. Kris Gaj Gaurav Doshi, Hiren Shah Outlines Introduction Basic Idea CORDIC Principles Hardware Implementation FPGA & ASIC Results Conclusion Introduction CORDIC

More information

Small-Footprint Block Cipher Design -How far can you go?

Small-Footprint Block Cipher Design -How far can you go? Small-Footprint Block Cipher Design - How far can you go? A. Bogdanov 1, L.R. Knudsen 2, G. Leander 1, C. Paar 1, A. Poschmann 1, M.J.B. Robshaw 3, Y. Seurin 3, C. Vikkelsoe 2 1 Ruhr-University Bochum,

More information

Dietary Recommendations for Lightweight Block Ciphers: Power, Energy and Area Analysis of Recently Developed Architectures

Dietary Recommendations for Lightweight Block Ciphers: Power, Energy and Area Analysis of Recently Developed Architectures Dietary Recommendations for Lightweight Block Ciphers: Power, Energy and Area Analysis of Recently Developed Architectures Lejla Batina, Amitabh Das, Barış Ege, Elif Bilge Kavun, Nele Mentens, Christof

More information

The Xilinx XC6200 chip, the software tools and the board development tools

The Xilinx XC6200 chip, the software tools and the board development tools The Xilinx XC6200 chip, the software tools and the board development tools What is an FPGA? Field Programmable Gate Array Fully programmable alternative to a customized chip Used to implement functions

More information

ANALYSIS OF AN AREA EFFICIENT VLSI ARCHITECTURE FOR FLOATING POINT MULTIPLIER AND GALOIS FIELD MULTIPLIER*

ANALYSIS OF AN AREA EFFICIENT VLSI ARCHITECTURE FOR FLOATING POINT MULTIPLIER AND GALOIS FIELD MULTIPLIER* IJVD: 3(1), 2012, pp. 21-26 ANALYSIS OF AN AREA EFFICIENT VLSI ARCHITECTURE FOR FLOATING POINT MULTIPLIER AND GALOIS FIELD MULTIPLIER* Anbuselvi M. and Salivahanan S. Department of Electronics and Communication

More information

Chosen-IV Correlation Power Analysis on KCipher-2 and a Countermeasure

Chosen-IV Correlation Power Analysis on KCipher-2 and a Countermeasure Fourth International Workshop on Constructive Side-Channel Analysis and Secure Design (COSADE 2013) Chosen-IV Correlation Power Analysis on KCipher-2 and a Countermeasure Takafumi Hibiki*, Naofumi Homma*,

More information

Linköping University Post Print. Analysis of Twiddle Factor Memory Complexity of Radix-2^i Pipelined FFTs

Linköping University Post Print. Analysis of Twiddle Factor Memory Complexity of Radix-2^i Pipelined FFTs Linköping University Post Print Analysis of Twiddle Factor Complexity of Radix-2^i Pipelined FFTs Fahad Qureshi and Oscar Gustafsson N.B.: When citing this work, cite the original article. 200 IEEE. Personal

More information

A Countermeasure Circuit for Secure AES Engine against Differential Power Analysis

A Countermeasure Circuit for Secure AES Engine against Differential Power Analysis A Countermeasure Circuit for Secure AES Engine against Differential Power Analysis V.S.Subarsana 1, C.K.Gobu 2 PG Scholar, Member IEEE, SNS College of Engineering, Coimbatore, India 1 Assistant Professor

More information

FPGA Implementation and Validation of the Asynchronous Array of simple Processors

FPGA Implementation and Validation of the Asynchronous Array of simple Processors FPGA Implementation and Validation of the Asynchronous Array of simple Processors Jeremy W. Webb VLSI Computation Laboratory Department of ECE University of California, Davis One Shields Avenue Davis,

More information

FPGA for Software Engineers

FPGA for Software Engineers FPGA for Software Engineers Course Description This course closes the gap between hardware and software engineers by providing the software engineer all the necessary FPGA concepts and terms. The course

More information

A hardware evaluation of π-cipher

A hardware evaluation of π-cipher FPGA Results (by Mohamed El Haddedy) A hardware evaluation of π-cipher Table 1: FPGA results for all variants of π-cipher (Spartan-6 (xc6slx16csg324-3)) /Area Encryption 1298 125 1753 9.13 7.20 1259 126

More information

A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN

A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN A SIMULINK-TO-FPGA MULTI-RATE HIERARCHICAL FIR FILTER DESIGN Xiaoying Li 1 Fuming Sun 2 Enhua Wu 1, 3 1 University of Macau, Macao, China 2 University of Science and Technology Beijing, Beijing, China

More information

Tiny Tate Bilinear Pairing Core Specification. Author: Homer Hsing

Tiny Tate Bilinear Pairing Core Specification. Author: Homer Hsing Tiny Tate Bilinear Pairing Core Specification Author: Homer Hsing homer.hsing@gmail.com Rev. 0.1 May 3, 2012 This page has been intentionally left blank. www.opencores.org Rev 0.1 ii Rev. Date Author Description

More information

Side-Channel Countermeasures for Hardware: is There a Light at the End of the Tunnel?

Side-Channel Countermeasures for Hardware: is There a Light at the End of the Tunnel? Side-Channel Countermeasures for Hardware: is There a Light at the End of the Tunnel? 11. Sep 2013 Ruhr University Bochum Outline Power Analysis Attack Masking Problems in hardware Possible approaches

More information

FPGA architecture and design technology

FPGA architecture and design technology CE 435 Embedded Systems Spring 2017 FPGA architecture and design technology Nikos Bellas Computer and Communications Engineering Department University of Thessaly 1 FPGA fabric A generic island-style FPGA

More information

Implementation and Comparative Analysis of AES as a Stream Cipher

Implementation and Comparative Analysis of AES as a Stream Cipher Implementation and Comparative Analysis of AES as a Stream Cipher Bin ZHOU, Yingning Peng Dept. of Electronic Engineering, Tsinghua University, Beijing, China, 100084 e-mail: zhoubin06@mails.tsinghua.edu.cn

More information

DESIGNING OF STREAM CIPHER ARCHITECTURE USING THE CELLULAR AUTOMATA

DESIGNING OF STREAM CIPHER ARCHITECTURE USING THE CELLULAR AUTOMATA DESIGNING OF STREAM CIPHER ARCHITECTURE USING THE CELLULAR AUTOMATA 1 Brundha K A MTech Email: 1 brundha1905@gmail.com Abstract Pseudo-random number generators (PRNGs) are a key component of stream ciphers

More information

Lecture 41: Introduction to Reconfigurable Computing

Lecture 41: Introduction to Reconfigurable Computing inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures Lecture 41: Introduction to Reconfigurable Computing Michael Le, Sp07 Head TA April 30, 2007 Slides Courtesy of Hayden So, Sp06 CS61c Head TA Following

More information

Verilog Sequential Logic. Verilog for Synthesis Rev C (module 3 and 4)

Verilog Sequential Logic. Verilog for Synthesis Rev C (module 3 and 4) Verilog Sequential Logic Verilog for Synthesis Rev C (module 3 and 4) Jim Duckworth, WPI 1 Sequential Logic Module 3 Latches and Flip-Flops Implemented by using signals in always statements with edge-triggered

More information

PRESENT An Ultra-Lightweight Block Cipher

PRESENT An Ultra-Lightweight Block Cipher PRESENT An Ultra-Lightweight Block Cipher A. Bogdanov1, L. R. Knudsen3, G. Leander1, C. Paar1, A. Poschmann1, M. J. B. Robshaw2, Y. Seurin2, C. Vikkelsoe3 1 Ruhr-Universität Bochum 2 Technical University

More information

Cryptography for Resource Constrained Devices: A Survey

Cryptography for Resource Constrained Devices: A Survey Cryptography for Resource Constrained Devices: A Survey Jacob John Dept. of Computer Engineering Sinhgad Institute of Technology Pune, India. jj31270@yahoo.co.in Abstract Specifically designed and developed

More information

FPGA Implementation of 16-Point Radix-4 Complex FFT Core Using NEDA

FPGA Implementation of 16-Point Radix-4 Complex FFT Core Using NEDA FPGA Implementation of 16-Point FFT Core Using NEDA Abhishek Mankar, Ansuman Diptisankar Das and N Prasad Abstract--NEDA is one of the techniques to implement many digital signal processing systems that

More information

a, b sum module add32 sum vector bus sum[31:0] sum[0] sum[31]. sum[7:0] sum sum overflow module add32_carry assign

a, b sum module add32 sum vector bus sum[31:0] sum[0] sum[31]. sum[7:0] sum sum overflow module add32_carry assign I hope you have completed Part 1 of the Experiment. This lecture leads you to Part 2 of the experiment and hopefully helps you with your progress to Part 2. It covers a number of topics: 1. How do we specify

More information

P V Sriniwas Shastry et al, Int.J.Computer Technology & Applications,Vol 5 (1),

P V Sriniwas Shastry et al, Int.J.Computer Technology & Applications,Vol 5 (1), On-The-Fly AES Key Expansion For All Key Sizes on ASIC P.V.Sriniwas Shastry 1, M. S. Sutaone 2, 1 Cummins College of Engineering for Women, Pune, 2 College of Engineering, Pune pvs.shastry@cumminscollege.in

More information

Stratix II vs. Virtex-4 Performance Comparison

Stratix II vs. Virtex-4 Performance Comparison White Paper Stratix II vs. Virtex-4 Performance Comparison Altera Stratix II devices use a new and innovative logic structure called the adaptive logic module () to make Stratix II devices the industry

More information

FPGA Implementation and Evaluation of lightweight block cipher - BORON

FPGA Implementation and Evaluation of lightweight block cipher - BORON FPGA Implementation and Evaluation of lightweight block cipher - BORON 1 Tadashi Okabe 1 Information Technology Group, Tokyo Metropolitan Industrial Technology Research Institute, Tokyo, Japan Abstract

More information

PINE TRAINING ACADEMY

PINE TRAINING ACADEMY PINE TRAINING ACADEMY Course Module A d d r e s s D - 5 5 7, G o v i n d p u r a m, G h a z i a b a d, U. P., 2 0 1 0 1 3, I n d i a Digital Logic System Design using Gates/Verilog or VHDL and Implementation

More information

Warbler: A Lightweight Pseudorandom Number Generator for EPC C1 Gen2 Passive RFID Tags

Warbler: A Lightweight Pseudorandom Number Generator for EPC C1 Gen2 Passive RFID Tags Warbler: A Lightweight Pseudorandom Number Generator for EPC C1 Gen2 Passive RFID Tags Kalikinkar Mandal, Xinxin Fan and Guang Gong Department of Electrical and Computer Engineering University of Waterloo

More information

This is a repository copy of High Speed and Low Latency ECC Implementation over GF(2m) on FPGA.

This is a repository copy of High Speed and Low Latency ECC Implementation over GF(2m) on FPGA. This is a repository copy of High Speed and Low Latency ECC Implementation over GF(2m) on FPGA. White Rose Research Online URL for this paper: http://eprints.whiterose.ac.uk/99476/ Version: Accepted Version

More information

Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:

Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web: Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web: www.vhdl.us Appendix C Xilinx ISE Tutorial (ISE 11.1) This tutorial is based on ISE 11.1 WebPack (free at

More information

Architectures and FPGA Implementations of the. 64-bit MISTY1 Block Cipher

Architectures and FPGA Implementations of the. 64-bit MISTY1 Block Cipher Architectures and FPGA Implementations of the 64-bit MISTY1 Block Cipher P. Kitsos *, M. D. Galanis, O. Koufopavlou VLSI Design Laboratory Electrical and Computer Engineering Department University of Patras,

More information

AES as A Stream Cipher

AES as A Stream Cipher > AES as A Stream Cipher < AES as A Stream Cipher Bin ZHOU, Kris Gaj, Department of ECE, George Mason University Abstract This paper presents implementation of advanced encryption standard (AES) as a stream

More information

TSEA44 - Design for FPGAs

TSEA44 - Design for FPGAs 2015-11-24 Now for something else... Adapting designs to FPGAs Why? Clock frequency Area Power Target FPGA architecture: Xilinx FPGAs with 4 input LUTs (such as Virtex-II) Determining the maximum frequency

More information

Documentation. Design File Formats. Constraints Files. Verification. Slices 1 IOB 2 GCLK BRAM

Documentation. Design File Formats. Constraints Files. Verification. Slices 1 IOB 2 GCLK BRAM DES and DES3 Encryption Engine (MC-XIL-DES) May 19, 2008 Product Specification AllianceCORE Facts 10805 Rancho Bernardo Road Suite 110 San Diego, California 92127 USA Phone: (858) 385-7652 Fax: (858) 385-7770

More information

Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications

Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications , Vol 7(4S), 34 39, April 204 ISSN (Print): 0974-6846 ISSN (Online) : 0974-5645 Pipelined Quadratic Equation based Novel Multiplication Method for Cryptographic Applications B. Vignesh *, K. P. Sridhar

More information

Design and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field

Design and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field Design and Implementation of Low-Complexity Redundant Multiplier Architecture for Finite Field Veerraju kaki Electronics and Communication Engineering, India Abstract- In the present work, a low-complexity

More information

Topics. Midterm Finish Chapter 7

Topics. Midterm Finish Chapter 7 Lecture 9 Topics Midterm Finish Chapter 7 ROM (review) Memory device in which permanent binary information is stored. Example: 32 x 8 ROM Five input lines (2 5 = 32) 32 outputs, each representing a memory

More information

WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS

WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS WORD LEVEL FINITE FIELD MULTIPLIERS USING NORMAL BASIS 1 B.SARGUNAM, 2 Dr.R.DHANASEKARAN 1 Assistant Professor, Department of ECE, Avinashilingam University, Coimbatore 2 Professor & Director-Research,

More information

Basic FPGA Architectures. Actel FPGAs. PLD Technologies: Antifuse. 3 Digital Systems Implementation Programmable Logic Devices

Basic FPGA Architectures. Actel FPGAs. PLD Technologies: Antifuse. 3 Digital Systems Implementation Programmable Logic Devices 3 Digital Systems Implementation Programmable Logic Devices Basic FPGA Architectures Why Programmable Logic Devices (PLDs)? Low cost, low risk way of implementing digital circuits as application specific

More information

Efficient Hardware Design and Implementation of AES Cryptosystem

Efficient Hardware Design and Implementation of AES Cryptosystem Efficient Hardware Design and Implementation of AES Cryptosystem PRAVIN B. GHEWARI 1 MRS. JAYMALA K. PATIL 1 AMIT B. CHOUGULE 2 1 Department of Electronics & Telecommunication 2 Department of Computer

More information

Core Facts. Documentation Design File Formats. Verification Instantiation Templates Reference Designs & Application Notes Additional Items

Core Facts. Documentation Design File Formats. Verification Instantiation Templates Reference Designs & Application Notes Additional Items (FFT_MIXED) November 26, 2008 Product Specification Dillon Engineering, Inc. 4974 Lincoln Drive Edina, MN USA, 55436 Phone: 952.836.2413 Fax: 952.927.6514 E mail: info@dilloneng.com URL: www.dilloneng.com

More information

ELEC 427 Final Project Area-Efficient FFT on FPGA

ELEC 427 Final Project Area-Efficient FFT on FPGA ELEC 427 Final Project Area-Efficient FFT on FPGA Hamed Rahmani-Mohammad Sadegh Riazi- Seyyed Mohammad Kazempour Introduction The aim of this project was to design a 16 point Discrete Time Fourier Transform

More information

Implementation of Full -Parallelism AES Encryption and Decryption

Implementation of Full -Parallelism AES Encryption and Decryption Implementation of Full -Parallelism AES Encryption and Decryption M.Anto Merline M.E-Commuication Systems, ECE Department K.Ramakrishnan College of Engineering-Samayapuram, Trichy. Abstract-Advanced Encryption

More information

EECS150 - Digital Design Lecture 09 - Parallelism

EECS150 - Digital Design Lecture 09 - Parallelism EECS150 - Digital Design Lecture 09 - Parallelism Feb 19, 2013 John Wawrzynek Spring 2013 EECS150 - Lec09-parallel Page 1 Parallelism Parallelism is the act of doing more than one thing at a time. Optimization

More information

VHDL for Synthesis. Course Description. Course Duration. Goals

VHDL for Synthesis. Course Description. Course Duration. Goals VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes

More information

Differential Fault Analysis of Trivium

Differential Fault Analysis of Trivium Differential Fault Analysis of Trivium Michal Hojsík 1, 3 and Bohuslav Rudolf 2, 3 1 The Selmer Center, University of Bergen, Norway 2 National Security Authority, Czech Republic 3 Department of Algebra,

More information

Outline. EECS Components and Design Techniques for Digital Systems. Lec 11 Putting it all together Where are we now?

Outline. EECS Components and Design Techniques for Digital Systems. Lec 11 Putting it all together Where are we now? Outline EECS 5 - Components and Design Techniques for Digital Systems Lec Putting it all together -5-4 David Culler Electrical Engineering and Computer Sciences University of California Berkeley Top-to-bottom

More information

Core Facts. Documentation Design File Formats. Verification Instantiation Templates Reference Designs & Application Notes Additional Items

Core Facts. Documentation Design File Formats. Verification Instantiation Templates Reference Designs & Application Notes Additional Items (FFT_PIPE) Product Specification Dillon Engineering, Inc. 4974 Lincoln Drive Edina, MN USA, 55436 Phone: 952.836.2413 Fax: 952.927.6514 E mail: info@dilloneng.com URL: www.dilloneng.com Core Facts Documentation

More information

Overview. CSE372 Digital Systems Organization and Design Lab. Hardware CAD. Two Types of Chips

Overview. CSE372 Digital Systems Organization and Design Lab. Hardware CAD. Two Types of Chips Overview CSE372 Digital Systems Organization and Design Lab Prof. Milo Martin Unit 5: Hardware Synthesis CAD (Computer Aided Design) Use computers to design computers Virtuous cycle Architectural-level,

More information

FPGA Matrix Multiplier

FPGA Matrix Multiplier FPGA Matrix Multiplier In Hwan Baek Henri Samueli School of Engineering and Applied Science University of California Los Angeles Los Angeles, California Email: chris.inhwan.baek@gmail.com David Boeck Henri

More information

CYBER SECURITY LAB, IIT KANPUR MUGDHA JADHAO IIT ROORKEE (SECOND YEAR, ELECTRICAL) UNDER THE GUIDANCE - PROF. SANDEEP K. SHUKLA

CYBER SECURITY LAB, IIT KANPUR MUGDHA JADHAO IIT ROORKEE (SECOND YEAR, ELECTRICAL) UNDER THE GUIDANCE - PROF. SANDEEP K. SHUKLA CYBER SECURITY LAB, IIT KANPUR MUGDHA JADHAO IIT ROORKEE (SECOND YEAR, ELECTRICAL) UNDER THE GUIDANCE - PROF. SANDEEP K. SHUKLA OUTLINE SNOW 3G ARCHITECTURES IMPLEMENTED - DESIGN FLOWCHART - TIMING DIAGRAMS

More information

SHA3 Core Specification. Author: Homer Hsing

SHA3 Core Specification. Author: Homer Hsing SHA3 Core Specification Author: Homer Hsing homer.hsing@gmail.com Rev. 0.1 January 29, 2013 This page has been intentionally left blank. www.opencores.org Rev 0.1 ii Rev. Date Author Description 0.1 01/29/2013

More information

Hardware Architectures

Hardware Architectures Hardware Architectures Secret-key Cryptography Public-key Cryptography Cryptanalysis AES & AES candidates estream candidates Hash Functions SHA-3 Montgomery Multipliers ECC cryptosystems Pairing-based

More information

Advanced Encryption Standard Implementation on Field Programmable Gate Arrays. Maryam Behrouzinekoo. B.Eng., University of Guilan, 2011

Advanced Encryption Standard Implementation on Field Programmable Gate Arrays. Maryam Behrouzinekoo. B.Eng., University of Guilan, 2011 Advanced Encryption Standard Implementation on Field Programmable Gate Arrays by Maryam Behrouzinekoo B.Eng., University of Guilan, 2011 A Report Submitted in Partial Fulfillment of the Requirements for

More information

HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE

HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE HIGH-PERFORMANCE RECONFIGURABLE FIR FILTER USING PIPELINE TECHNIQUE Anni Benitta.M #1 and Felcy Jeba Malar.M *2 1# Centre for excellence in VLSI Design, ECE, KCG College of Technology, Chennai, Tamilnadu

More information

Analysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope

Analysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope Analysis of Radix- SDF Pipeline FFT Architecture in VLSI Using Chip Scope G. Mohana Durga 1, D.V.R. Mohan 2 1 M.Tech Student, 2 Professor, Department of ECE, SRKR Engineering College, Bhimavaram, Andhra

More information

HDL Coding Style Xilinx, Inc. All Rights Reserved

HDL Coding Style Xilinx, Inc. All Rights Reserved HDL Coding Style Objective After completing this module, you will be able to: Select a proper coding style to create efficient FPGA designs Specify Xilinx resources that need to be instantiated for various

More information

ECE 545 Lecture 12. FPGA Resources. George Mason University

ECE 545 Lecture 12. FPGA Resources. George Mason University ECE 545 Lecture 2 FPGA Resources George Mason University Recommended reading 7 Series FPGAs Configurable Logic Block: User Guide Overview Functional Details 2 What is an FPGA? Configurable Logic Blocks

More information

Parallelized Radix-4 Scalable Montgomery Multipliers

Parallelized Radix-4 Scalable Montgomery Multipliers Parallelized Radix-4 Scalable Montgomery Multipliers Nathaniel Pinckney and David Money Harris 1 1 Harvey Mudd College, 301 Platt. Blvd., Claremont, CA, USA e-mail: npinckney@hmc.edu ABSTRACT This paper

More information

In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and

In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and In this lecture, we will focus on two very important digital building blocks: counters which can either count events or keep time information, and shift registers, which is most useful in conversion between

More information

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO.

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. vii TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. ABSTRACT LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATION iii xii xiv xvii 1 INTRODUCTION 1 1.1 GENERAL 1 1.2 TYPES OF WIRELESS COMMUNICATION

More information

DESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL. Shruti Hathwalia* 1, Meenakshi Yadav 2

DESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL. Shruti Hathwalia* 1, Meenakshi Yadav 2 ISSN 2277-2685 IJESR/November 2014/ Vol-4/Issue-11/799-807 Shruti Hathwalia et al./ International Journal of Engineering & Science Research DESIGN AND IMPLEMENTATION OF SDR SDRAM CONTROLLER IN VHDL ABSTRACT

More information

Readings: Storage unit. Can hold an n-bit value Composed of a group of n flip-flops. Each flip-flop stores 1 bit of information.

Readings: Storage unit. Can hold an n-bit value Composed of a group of n flip-flops. Each flip-flop stores 1 bit of information. Registers Readings: 5.8-5.9.3 Storage unit. Can hold an n-bit value Composed of a group of n flip-flops Each flip-flop stores 1 bit of information ff ff ff ff 178 Controlled Register Reset Load Action

More information

The Serial Commutator FFT

The Serial Commutator FFT The Serial Commutator FFT Mario Garrido Gálvez, Shen-Jui Huang, Sau-Gee Chen and Oscar Gustafsson Journal Article N.B.: When citing this work, cite the original article. 2016 IEEE. Personal use of this

More information

Design of S-box and IN V S -box using Composite Field Arithmetic for AES Algorithm

Design of S-box and IN V S -box using Composite Field Arithmetic for AES Algorithm Design of S-box and IN V S -box using Composite Field Arithmetic for AES Algorithm Sushma D K Department of Electronics and Communication The Oxford College of Engineering Bangalore, India Dr. Manju Devi

More information

Design and Implementation of Rijndael Encryption Algorithm Based on FPGA

Design and Implementation of Rijndael Encryption Algorithm Based on FPGA Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 2, Issue. 9, September 2013,

More information

Low area implementation of AES ECB on FPGA

Low area implementation of AES ECB on FPGA Total AddRoundkey_3 MixCollumns AddRoundkey_ ShiftRows SubBytes 1 Low area implementation of AES ECB on FPGA Abstract This project aimed to create a low area implementation of the Rajindael cipher (AES)

More information

EECS150 - Digital Design Lecture 24 - High-Level Design (Part 3) + ECC

EECS150 - Digital Design Lecture 24 - High-Level Design (Part 3) + ECC EECS150 - Digital Design Lecture 24 - High-Level Design (Part 3) + ECC April 12, 2012 John Wawrzynek Spring 2012 EECS150 - Lec24-hdl3 Page 1 Parallelism Parallelism is the act of doing more than one thing

More information

IMPLEMENTATION OF LOW-COMPLEXITY REDUNDANT MULTIPLIER ARCHITECTURE FOR FINITE FIELD

IMPLEMENTATION OF LOW-COMPLEXITY REDUNDANT MULTIPLIER ARCHITECTURE FOR FINITE FIELD IMPLEMENTATION OF LOW-COMPLEXITY REDUNDANT MULTIPLIER ARCHITECTURE FOR FINITE FIELD JyothiLeonoreDake 1,Sudheer Kumar Terlapu 2 and K. Lakshmi Divya 3 1 M.Tech-VLSID,ECE Department, SVECW (Autonomous),Bhimavaram,

More information

FPGA Architecture Overview. Generic FPGA Architecture (1) FPGA Architecture

FPGA Architecture Overview. Generic FPGA Architecture (1) FPGA Architecture FPGA Architecture Overview dr chris dick dsp chief architect wireless and signal processing group xilinx inc. Generic FPGA Architecture () Generic FPGA architecture consists of an array of logic tiles

More information

OUTLINE Introduction Power Components Dynamic Power Optimization Conclusions

OUTLINE Introduction Power Components Dynamic Power Optimization Conclusions OUTLINE Introduction Power Components Dynamic Power Optimization Conclusions 04/15/14 1 Introduction: Low Power Technology Process Hardware Architecture Software Multi VTH Low-power circuits Parallelism

More information

The DSP Primer 8. FPGA Technology. DSPprimer Home. DSPprimer Notes. August 2005, University of Strathclyde, Scotland, UK

The DSP Primer 8. FPGA Technology. DSPprimer Home. DSPprimer Notes. August 2005, University of Strathclyde, Scotland, UK The DSP Primer 8 FPGA Technology Return DSPprimer Home Return DSPprimer Notes August 2005, University of Strathclyde, Scotland, UK For Academic Use Only THIS SLIDE IS BLANK August 2005, For Academic Use

More information

TWO GENERIC METHODS OF. Chinese Academy of Sciences

TWO GENERIC METHODS OF. Chinese Academy of Sciences TWO GENERIC METHODS OF ANALYZING STREAM CIPHERS Lin Jiao, Bin Zhang, Mingsheng Wang Chinese Academy of Sciences Outline Introduction Time Memory Data Tradeoff Attack against Grain v1 Security Evaluation

More information

EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis

EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis Jan 31, 2012 John Wawrzynek Spring 2012 EECS150 - Lec05-verilog_synth Page 1 Outline Quick review of essentials of state elements Finite State

More information

FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP

FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP 1 M.DEIVAKANI, 2 D.SHANTHI 1 Associate Professor, Department of Electronics and Communication Engineering PSNA College

More information

IMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC

IMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC IMPLEMENTATION OF AN ADAPTIVE FIR FILTER USING HIGH SPEED DISTRIBUTED ARITHMETIC Thangamonikha.A 1, Dr.V.R.Balaji 2 1 PG Scholar, Department OF ECE, 2 Assitant Professor, Department of ECE 1, 2 Sri Krishna

More information

Verilog Fundamentals. Shubham Singh. Junior Undergrad. Electrical Engineering

Verilog Fundamentals. Shubham Singh. Junior Undergrad. Electrical Engineering Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering VERILOG FUNDAMENTALS HDLs HISTORY HOW FPGA & VERILOG ARE RELATED CODING IN VERILOG HDLs HISTORY HDL HARDWARE DESCRIPTION LANGUAGE

More information

Outline of Presentation

Outline of Presentation Built-In Self-Test for Programmable I/O Buffers in FPGAs and SoCs Sudheer Vemula and Charles Stroud Electrical and Computer Engineering Auburn University presented at 2006 IEEE Southeastern Symp. On System

More information

SNOW 3G Stream Cipher Operation and Complexity Study

SNOW 3G Stream Cipher Operation and Complexity Study Contemporary Engineering Sciences, Vol. 3, 2010, no. 3, 97-111 SNOW 3G Stream Cipher Operation and Complexity Study Ghizlane ORHANOU ghizlane.orhanou@gmail.com Said EL HAJJI elhajji@fsr.ac.ma Youssef BENTALEB

More information

EE178 Spring 2018 Lecture Module 4. Eric Crabill

EE178 Spring 2018 Lecture Module 4. Eric Crabill EE178 Spring 2018 Lecture Module 4 Eric Crabill Goals Implementation tradeoffs Design variables: throughput, latency, area Pipelining for throughput Retiming for throughput and latency Interleaving for

More information

Synthesis Options FPGA and ASIC Technology Comparison - 1

Synthesis Options FPGA and ASIC Technology Comparison - 1 Synthesis Options Comparison - 1 2009 Xilinx, Inc. All Rights Reserved Welcome If you are new to FPGA design, this module will help you synthesize your design properly These synthesis techniques promote

More information

Performance Analysis of Hummingbird Cryptographic Algorithm using FPGA

Performance Analysis of Hummingbird Cryptographic Algorithm using FPGA Performance Analysis of Hummingbird Cryptographic Algorithm using FPGA Miss. Pranali Umap Electronics And Telecommunication, SIPNA C.O.E.T/ SGBAU University, Amravati ( Maharashtra State), India. umap.pranali@gmail.com

More information

Algorithms and arithmetic for the implementation of cryptographic pairings

Algorithms and arithmetic for the implementation of cryptographic pairings Cairn seminar November 29th, 2013 Algorithms and arithmetic for the implementation of cryptographic pairings Nicolas Estibals CAIRN project-team, IRISA Nicolas.Estibals@irisa.fr What is an elliptic curve?

More information