HW/SW Co-design Lecture 4: Lab 2 Passive HW Accelerator Design
|
|
- Randall Manning
- 5 years ago
- Views:
Transcription
1 HW/SW Co-design Lecture 4: Lab 2 Passive HW Accelerator Design Course material designed by Professor Yarsun Hsu, EE Dept, NTHU RA: Yi-Chiun Fang, EE Dept, NTHU
2 Outline Introduction to AMBA Bus System Passive Hardware Design Interrupt Service Routine Environment Configuration Co-designed System with GHDL Simulation Co-designed System on FPGA
3 INTRODUCTION TO AMBA BUS SYSTEM
4 AMBA 2.0 Bus System (1/7) Established by ARM Advanced High-performance Bus (AHB) For high-performance, high clock frequency system modules such as embedded processor, DMA controller, and memory controller Advanced Peripheral Bus (APB) Optimized for minimal power consumption and reduced interface complexity to support peripheral functions For more details, please refer to the following documents AMBA 2.0 Specification Introduction to AMBA Bus System GRLIB AHBCTRL - AMBA AHB controller with plug&play support
5 AMBA 2.0 Bus System (2/7) Slave on AHB The only master on APB
6 AMBA 2.0 Bus System (3/7) AMBA AHB is designed to be used with a central multiplexor interconnection scheme Avoids tri-state bus
7 AMBA 2.0 Bus System (4/7) An AHB transfer consists of two distinct sections The address phase, which lasts only a single cycle The data phase, which may require several cycles This is achieved using the HREADY signal
8 AMBA 2.0 Bus System (5/7) A slave may insert wait states into any transfer For write operations, the bus master will hold the data stable throughout the extended cycles For read transfers, the slave does not have to provide valid data until the transfer is about to complete wait states
9 AMBA 2.0 Bus System (6/7) GRLIB implements AMBA AHB with slight modifications Please refer to the GRLIB User's Manual and GRLIB IP Cores Manual for detailed information
10 AMBA 2.0 Bus System (7/7) The GRLIB implementation of AHB includes a mechanism to provide plug&play support The implementation is located at grlib-gpl b3188/lib/grlib/amba/ The configuration record from each AHB unit is sent to the AHB bus controller via the HCONFIG signal identification of attached units interrupt routing address mapping of slaves type ahb_config_type is array (0 to NAHBCFG-1) of amba_config_word;
11 PASSIVE HARDWARE DESIGN
12 Passive HW Accelerators The accelerator (bus slave) does not actively send signals to the bus It only responds to the master The master gives commands to the slave via its control registers and probes its status registers master slave
13 Passive 1-D IDCT HW Acc. (1/4) A simple 2-stage design Gate delay Stage 1: ~1 mult Stage 2: ~3 add Action register Write 1 to start, reset to 0 automatically by the accelerator when done Mode register Row/column mode No wait states Immediate response action mode
14 Passive 1-D IDCT HW Acc. (2/4) Data packing Since the 8x8 blocks are of type short (16-bit), each value occupies only half of the data bus (32-bit) We pack two values together to increase data bus utilization and reduce the communication overhead The action bit and mode bit are also packed together MSB 16 bits 16 bits Y 2n, x 2n Y 2n+1, x 2n UNUSED mode action 32 bits
15 Passive 1-D IDCT HW Acc. (3/4) 1-D IDCT calculation STEP1: Write Y registers (4 transfers) STEP2: Write mode bit & action bit STEP3: Poll the action bit STEP4: Read x registers after action bit reset
16 Passive 1-D IDCT HW Acc. (4/4) static void hw_idct_1d(short *dst, short *src, unsigned int mode) { long *long_ptr = (long *)src; Y_array_base[0] = long_ptr[0]; Y_array_base[1] = long_ptr[1];... *c_reg = (long)((mode << 1) 0x1); while (*c_reg & 0x1){ /*busy waiting loop*/ } } dst[ 0] = ((short *)x_array_base)[0]; dst[ 8] = ((short *)x_array_base)[1];...
17 INTERRUPT SERVICE ROUTINE
18 GRLIB GPTIMER (1/2) General Purpose Timer Unit Timers are present in almost any electronic device which needs timing functions (e.g. timekeeping & time measurement) Acts as a slave on AMBA APB Provides a common decrementing prescaler (clocked by the system clock) and decrementing timers Capable of asserting interrupt on timer underflow We initialize timer 2 for 1ms resolution (i.e. an interrupt will be asserted every 1ms)
19 GRLIB GPTIMER (2/2) Please refer to the GRLIB IP Cores Manual for detailed information
20 ecos ISR (1/3) When an interrupt occurs, the processor jumps to a specific address for execution of the Interrupt Service Routine (ISR) One of the key concerns in embedded systems with respect to interrupts is latency, which is the interval of time from when an interrupt occurs until the ISR begins to execute interrupt latency
21 ecos ISR (2/3) Basic API for implementing ISR Please refer to the ecos Reference Manual for detailed information #include <cyg/kernel/kapi.h> void cyg_interrupt_create(cyg_vector_t vector, cyg_priority_t priority, cyg_addrword_t data, cyg_isr_t* isr, cyg_dsr_t* dsr, cyg_handle_t* handle, cyg_interrupt* intr); void cyg_interrupt_delete(cyg_handle_t interrupt); void cyg_interrupt_attach(cyg_handle_t interrupt); void cyg_interrupt_detach(cyg_handle_t interrupt); void cyg_interrupt_acknowledge(cyg_vector_t vector); void cyg_interrupt_mask(cyg_vector_t vector); void cyg_interrupt_unmask(cyg_vector_t vector);
22 ecos ISR (3/3) An ISR is a C function which takes the following form An ISR should complete as soon as possible cyg_uint32 isr_function(cyg_vector_t vector, cyg_addrword_t data) {... /* do the service routine */ return CYG_ISR_HANDLED; }
23 Program Profiling (1/2) We use GPTIMER for time measurment Every time the timer asserts an interrupt, the timer ISR will increase a global variable time_tick cyg_uint32 timer_isr(cyg_vector_t vector, cyg_addrword_t data) { unsigned long *time_tick = (unsigned long *) data; (*time_tick)++; } cyg_interrupt_acknowledge(vector); return CYG_ISR_HANDLED;
24 Program Profiling (2/2) We record the latency of every function block by monitoring the time_tick variable void func() { unsigned long local_timer = time_tick;... } time_elapsed += (time_tick - local_timer);
25 ENVIRONMENT CONFIGURATION
26 Build SW Application Copy the files in lab_pkg/lab2/sw to your original Lab 1 directory Replace the Makefile and modify the path for ECOSDIR in Makefile Type make to build -D_HW_ACC_ flag will link the co-designed version of hw_idct_2d() in idct_hw.c with the testbench Without this flag, hw_idct_2d() will be identical to sw_idct_2d() -D_PROFILING_ flag will enable profiling using timer interrupt, and report the results in the end
27 Install IDCT Accelerator Copy lab_pkg/lab2/hw/devices.vhd to grlib-gpl b3188/lib/grlib/amba/ and replace the original file Copy lab_pkg/lab2/hw/libs.txt and the whole lab_pkg/lab2/hw/esw folder to grlibgpl b3188/lib/ The 1-D IDCT passive accelerator is located at lab_pkg/lab2/hw/esw/idct_acc/idct_1x8.vhd Copy lab_pkg/lab2/hw/leon3mp.vhd to grlib-gpl b3188/designs/leon3-grxc3s-1500/ and replace the original file
28 CO-DESIGNED SYSTEM WITH GHDL SIMULATION
29 GHDL Simulation (1/6) We compile our program as a virtual SDRAM for LEON3 processor LEON3 will fetch the instructions and perform the corresponding operations All the hardware signals can be recorded and dumped by GHDL
30 GHDL Simulation (2/6) In order to perform GHDL simulation, we disallow our program to link with ecos Remove -D ECOS & -I$(ECOSDIR)/include from CFLAGS Remove -Ttarget.ld, -nostdlib, & -L$(ECOSDIR)/lib from LFLAGS Remove D_PROFILING_ flag You can remove -D_VERBOSE_ for faster simulation You can modify the NUM_BLKS macro in idct_test.c to reduce the number of testbench iterations Type make to build You should see a file named sdram.srec
31 GHDL Simulation (3/6) Start Cygwin cd grlib-gpl b3188/designs/leon3-grxc3s-1500/ make distclean make soft Copy sdram.srec we built into this directory and replace the original one make ghdl You can check for syntax errors through GHDL
32 GHDL Simulation (4/6) Type./testbench.exe --vcd=waveform.vcd after compilation to begin simulation You should see an AHB slave with Unknown vendor appear, which is our IDCT accelerator
33 GHDL Simulation (5/6) The dump file waveform.vcd can be viewed on-the-fly using GTKWave Drag waveform.vcd and drop it over the gtkwave.exe icon to open You can also use Windows cmd to open File Reload Waveform in GTKWave to update the dump file
34 GHDL Simulation (6/6) addr phase data phase stage 1 stage 2 probe control reg
35 CO-DESIGNED SYSTEM ON FPGA
36 Build FPGA Bitstream (1/2) Type make ise tee ise_log under grlib-gpl b3188/designs/leon3-gr-xc3s-1500/ after you install the accelerator It is strongly suggested that you verify the hardware with GHDL simulation first It is also suggested that you take a look at ise_log for more information Configure your FPGA with leon3mp.bit after generating the bitstream
37 Build FPGA Bitstream (2/2) After entering GRMON, check the system configuration using info sys You should see a device with Unknown vendor appear
38 Profiling Results Build the program with -D_PROFILING_ flag on Compare the computation results of sw_idct_2d() and hw_idct_2d() Compare the computation results with and without -D_VERBOSE_ flag
Lab-3: Simple Accelerator Design. National Chiao Tung University Chun-Jen Tsai 4/11/2011
Lab-3: Simple Accelerator Design National Chiao Tung University Chun-Jen Tsai 4/11/2011 Video Decoder Accelerator Goal: Implement a block-based motion compensation circuit, Tasks: Extend the given accelerator
More informationHW/SW Co-design Lecture 2: Lab Environment Setup
HW/SW Co-design Lecture 2: Lab Environment Setup Course material designed by Professor Yarsun Hsu, EE Dept, NTHU RA: Yi-Chiun Fang, EE Dept, NTHU Outline Hardware Environment Setup Software Environment
More informationLab-2: Profiling m4v_dec on GR-XC3S National Chiao Tung University Chun-Jen Tsai 3/28/2011
Lab-2: Profiling m4v_dec on GR-XC3S-1500 National Chiao Tung University Chun-Jen Tsai 3/28/2011 Profiling with Real-time Timer Goal: Profiling m4v_vdec on GR-XC3S-1500 using a real-time timer Tasks: Install
More informationASIC Logic. Speaker: Juin-Nan Liu. Adopted from National Chiao-Tung University IP Core Design
ASIC Logic Speaker: Juin-Nan Liu Adopted from National Chiao-Tung University IP Core Design Goal of This Lab Prototyping Familiarize with ARM Logic Module (LM) Know how to program LM Outline Introduction
More informationGraduate Institute of Electronics Engineering, NTU. ASIC Logic. Speaker: Lung-Hao Chang 張龍豪 Advisor: Prof. Andy Wu 吳安宇教授.
ASIC Logic Speaker: Lung-Hao Chang 張龍豪 Advisor: Prof. Andy Wu 吳安宇教授 May 21, 2003 PP. 2 Prototyping Goal of This Lab Familiarize with ARM Logic Module (LM) Know how to program LM PP. 3 Introduction ARM
More informationSD Card Controller IP Specification
SD Card Controller IP Specification Marek Czerski Friday 30 th August, 2013 1 List of Figures 1 SoC with SD Card IP core................................ 4 2 Wishbone SD Card Controller IP Core interface....................
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Prabal Dutta University of Michigan Lecture 6: AHB-Lite, Interrupts (1) September 18, 2014 Slides"developed"in"part"by"Mark"Brehob" 1" Today" Announcements"
More informationBuses. Maurizio Palesi. Maurizio Palesi 1
Buses Maurizio Palesi Maurizio Palesi 1 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single shared channel Microcontroller Microcontroller
More informationAN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION
AN OPEN-SOURCE VHDL IP LIBRARY WITH PLUG&PLAY CONFIGURATION Jiri Gaisler Gaisler Research, Första Långgatan 19, 413 27 Göteborg, Sweden Abstract: Key words: An open-source IP library based on the AMBA-2.0
More informationEmbedded Busses. Large semiconductor. Core vendors. Interconnect IP vendors. STBUS (STMicroelectronics) Many others!
Embedded Busses Large semiconductor ( IBM ) CoreConnect STBUS (STMicroelectronics) Core vendors (. Ltd AMBA (ARM Interconnect IP vendors ( Palmchip ) CoreFrame ( Silicore ) WishBone ( Sonics ) SiliconBackPlane
More informationThese three counters can be programmed for either binary or BCD count.
S5 KTU 1 PROGRAMMABLE TIMER 8254/8253 The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers.
More informationRapid Prototyping.
Lab 6 Rapid Prototyping C. W. Jen 任建葳 cwjen@twins.ee.nctu.edu.tw Lab TA: Nelson Yen-Chung Chang VLSI Signal Processing Group Department of Electronics Engineering National Chiao Tung University Outline
More informationAHB-Lite Multilayer Interconnect IP. AHB-Lite Multilayer Interconnect IP User Guide Roa Logic, All rights reserved
1 AHB-Lite Multilayer Interconnect IP User Guide 2 Introduction The Roa Logic AHB-Lite Multi-layer Interconnect is a fully parameterized soft IP High Performance, Low Latency Interconnect Fabric for AHB-Lite.
More informationSEMICON Solutions. Bus Structure. Created by: Duong Dang Date: 20 th Oct,2010
SEMICON Solutions Bus Structure Created by: Duong Dang Date: 20 th Oct,2010 Introduction Buses are the simplest and most widely used interconnection networks A number of modules is connected via a single
More informationRef: AMBA Specification Rev. 2.0
AMBA Ref: AMBA Specification Rev. 2.0 1 Outline Overview AHB APB Test methodology SoC Design Lab Shao-Yi Chien 2 Outline Overview AHB APB Test methodology SoC Design Lab Shao-Yi Chien 3 BUS Brief In a
More informationSystem-On-Chip Design with the Leon CPU The SOCKS Hardware/Software Environment
System-On-Chip Design with the Leon CPU The SOCKS Hardware/Software Environment Introduction Digital systems typically contain both, software programmable components, as well as application specific logic.
More information4) In response to the the 8259A sets the highest priority ISR, bit and reset the corresponding IRR bit. The 8259A also places
Lecture-52 Interrupt sequence: The powerful features of the 8259A in a system are its programmability and the interrupt routine address capability. It allows direct or indirect jumping to the specific
More informationEMBEDDED SOFTWARE DEVELOPMENT WITH ECOS. Other ecos Architecture Components
EMBEDDED SOFTWARE DEVELOPMENT WITH ECOS Chapter 7 Other ecos Architecture Components : : 麟 1 Outline Timing components Counters Clocks Alarms Timers Assert and Tracing functionality I/O control System
More informationDEVELOPMENT AND VERIFICATION OF AHB2APB BRIDGE PROTOCOL USING UVM TECHNIQUE
DEVELOPMENT AND VERIFICATION OF AHB2APB BRIDGE PROTOCOL USING UVM TECHNIQUE N.G.N.PRASAD Assistant Professor K.I.E.T College, Korangi Abstract: The AMBA AHB is for high-performance, high clock frequency
More informationLecture 5: Computing Platforms. Asbjørn Djupdal ARM Norway, IDI NTNU 2013 TDT
1 Lecture 5: Computing Platforms Asbjørn Djupdal ARM Norway, IDI NTNU 2013 2 Lecture overview Bus based systems Timing diagrams Bus protocols Various busses Basic I/O devices RAM Custom logic FPGA Debug
More informationCopyright 2014 Xilinx
IP Integrator and Embedded System Design Flow Zynq Vivado 2014.2 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able
More informationECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil P Khatri (Lab exercise created and tested by Ramu Endluri, He Zhou, Andrew Douglass
More information5. On-chip Bus
5. On-chip Bus... 5-1 5.1....5-1 5.2....5-1 5.2.1. Overview of the AMBA specification...5-1 5.2.2. Introducing the AMBA AHB...5-2 5.2.3. AMBA AHB signal list...5-3 5.2.4. The ARM-based system overview...5-6
More informationInterfacing the RAD1419 A/D converter with the GRLIB IP core library
Template: GQMS-TPLT-1-1-0 Interfacing the RAD1419 A/D converter with the GRLIB IP core library Application note 2015-10-30 Doc. No Issue 1.0 Date: 2015-10-30 Page: 2 of 9 CHANGE RECORD Issue Date Section
More informationiimplementation of AMBA AHB protocol for high capacity memory management using VHDL
iimplementation of AMBA AHB protocol for high capacity memory management using VHDL Varsha vishwarkama 1 Abhishek choubey 2 Arvind Sahu 3 Varshavishwakarma06@gmail.com abhishekchobey84@gmail.com sahuarvind28@gmail.com
More informationESA Contract 18533/04/NL/JD
Date: 2006-05-15 Page: 1 EUROPEAN SPACE AGENCY CONTRACT REPORT The work described in this report was done under ESA contract. Responsibility for the contents resides in the author or organisation that
More informationInterrupt/Timer/DMA 1
Interrupt/Timer/DMA 1 Exception An exception is any condition that needs to halt normal execution of the instructions Examples - Reset - HWI - SWI 2 Interrupt Hardware interrupt Software interrupt Trap
More informationCISC RISC. Compiler. Compiler. Processor. Processor
Q1. Explain briefly the RISC design philosophy. Answer: RISC is a design philosophy aimed at delivering simple but powerful instructions that execute within a single cycle at a high clock speed. The RISC
More informationBus AMBA. Advanced Microcontroller Bus Architecture (AMBA)
Bus AMBA Advanced Microcontroller Bus Architecture (AMBA) Rene.beuchat@epfl.ch Rene.beuchat@hesge.ch Réf: AMBA Specification (Rev 2.0) www.arm.com ARM IHI 0011A 1 What to see AMBA system architecture Derivatives
More informationMulti-core microcontroller design with Cortex-M processors and CoreSight SoC
Multi-core microcontroller design with Cortex-M processors and CoreSight SoC Joseph Yiu, ARM Ian Johnson, ARM January 2013 Abstract: While the majority of Cortex -M processor-based microcontrollers are
More informationMicroprocessors & Interfacing
Lecture Overview Microprocessors & Interfacing Interrupts (I) Lecturer : Dr. Annie Guo Introduction to Interrupts Interrupt system specifications Multiple sources of interrupts Interrupt priorities Interrupts
More informationAMBA AHB Bus Protocol Checker
AMBA AHB Bus Protocol Checker 1 Sidhartha Velpula, student, ECE Department, KL University, India, 2 Vivek Obilineni, student, ECE Department, KL University, India 3 Syed Inthiyaz, Asst.Professor, ECE Department,
More informationInterrupts (I) Lecturer: Sri Notes by Annie Guo. Week8 1
Interrupts (I) Lecturer: Sri Notes by Annie Guo Week8 1 Lecture overview Introduction to Interrupts Interrupt system specifications Multiple Sources of Interrupts Interrupt Priorities Interrupts in AVR
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Mark Brehob University of Michigan Lecture 5: Memory-mapped I/O review, APB, start interrupts. Mostly APB though Sept. 19 th 2018 1 Today Memory-mapped I/O
More informationEECS 373 Design of Microprocessor-Based Systems
EECS 373 Design of Microprocessor-Based Systems Ron Dreslinski University of Michigan Lecture 4: Bit of assembly, Memory-mapped I/O, APB January 16, 2018 1 Admin HW2 Due Thursday. HW1 answers posted as
More informationThe SOCks Design Platform. Johannes Grad
The SOCks Design Platform Johannes Grad System-on-Chip (SoC) Design Combines all elements of a computer onto a single chip Microprocessor Memory Address- and Databus Periphery Application specific logic
More informationecos embedded Configurable operating system
ecos embedded Configurable operating system modular structure easy to configure intended to embedded systems ecos public domain (GPL) developed /maintained by Cygnus / RedHat development environment Linux
More informationApplication Note, V1.0, Jul AP XC16x. Interfacing the XC16x Microcontroller to a Serial SPI EEPROM. Microcontrollers
Application Note, V1.0, Jul. 2006 AP16095 XC16x Interfacing the XC16x Microcontroller to a Serial SPI EEPROM Microcontrollers Edition 2006-07-10 Published by Infineon Technologies AG 81726 München, Germany
More informationHomework / Exam. Return and Review Exam #1 Reading. Machine Projects. Labs. S&S Extracts , PIC Data Sheet. Start on mp3 (Due Class 19)
Homework / Exam Return and Review Exam #1 Reading S&S Extracts 385-393, PIC Data Sheet Machine Projects Start on mp3 (Due Class 19) Labs Continue in labs with your assigned section 1 Interrupts An interrupt
More informationBooting a LEON system over SpaceWire RMAP. Application note Doc. No GRLIB-AN-0002 Issue 2.1
Template: GQMS-TPLT-1-1-0 Booting a LEON system over SpaceWire RMAP Application note 2017-05-23 Doc. No Issue 2.1 Date: 2017-05-23 Page: 2 of 11 CHANGE RECORD Issue Date Section / Page Description 1.0
More informationGRPCI Master/Target Abort Erratum. Technical note Doc. No GRLIB-TN-0003 Issue 1.1
Template: GQMS-TPLT-1-1-0 GRPCI Master/Target Abort Erratum Technical note 2016-09-06 Doc. No Issue 1.1 Date: 2016-09-06 Page: 2 of 5 CHANGE RECORD Issue Date Section / Page Description 1.0 2015-10-27
More informationIMPLEMENTATION OF LOW POWER INTERFACE FOR VERIFICATION IP (VIP) OF AXI4 PROTOCOL
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 1 8 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com IMPLEMENTATION OF LOW POWER INTERFACE FOR VERIFICATION IP (VIP) OF AXI4 PROTOCOL Bhavana
More informationEmbedded Fingerprint Verification and Matching System
Signal Theory and Communications Group Department of Electronics University of Mondragon Fifth Workshop on Intelligent Solutions in Embedded Systems WISES 07, June 21-22, Madrid A Low-Cost FPGA-based Embedded
More informationLogiCORE IP AXI INTC (v1.04a)
DS747 June 19, 2013 Introduction The LogiCORE IP AXI Interrupt Controller (AXI INTC) core receives multiple interrupt inputs from peripheral devices and merges them to a single interrupt output to the
More informationAn H.264/AVC Main Profile Video Decoder Accelerator in a Multimedia SOC Platform
An H.264/AVC Main Profile Video Decoder Accelerator in a Multimedia SOC Platform Youn-Long Lin Department of Computer Science National Tsing Hua University Hsin-Chu, TAIWAN 300 ylin@cs.nthu.edu.tw 2006/08/16
More informationDesigning with ALTERA SoC Hardware
Designing with ALTERA SoC Hardware Course Description This course provides all theoretical and practical know-how to design ALTERA SoC devices under Quartus II software. The course combines 60% theory
More informationThe Embedded Computing Platform
The Embedded Computing Platform I/O Interfaces and Service José Costa Software for Embedded Systems Department of Computer Science and Engineering (DEI) Instituto Superior Técnico Adapted from the overheads
More informationSoC Design Lecture 11: SoC Bus Architectures. Shaahin Hessabi Department of Computer Engineering Sharif University of Technology
SoC Design Lecture 11: SoC Bus Architectures Shaahin Hessabi Department of Computer Engineering Sharif University of Technology On-Chip bus topologies Shared bus: Several masters and slaves connected to
More informationThe CoreConnect Bus Architecture
The CoreConnect Bus Architecture Recent advances in silicon densities now allow for the integration of numerous functions onto a single silicon chip. With this increased density, peripherals formerly attached
More informationPICOBLAZE INTERRUPT INTERFACE
CHAPTER 17 PICOBLAZE INTERRUPT INTERFACE 17.1 INTRODUCTION During normal program execution, a microcontroller polls the I/O peripherals (i.e., checks the status signals) and determines the course of action
More informationIntroduction to Embedded Systems
Stefan Kowalewski, 4. November 25 Introduction to Embedded Systems Part 2: Microcontrollers. Basics 2. Structure/elements 3. Digital I/O 4. Interrupts 5. Timers/Counters Introduction to Embedded Systems
More informationWelcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to
Welcome to this presentation of the STM32 direct memory access controller (DMA). It covers the main features of this module, which is widely used to handle the STM32 peripheral data transfers. 1 The Direct
More information8086 Interrupts and Interrupt Responses:
UNIT-III PART -A INTERRUPTS AND PROGRAMMABLE INTERRUPT CONTROLLERS Contents at a glance: 8086 Interrupts and Interrupt Responses Introduction to DOS and BIOS interrupts 8259A Priority Interrupt Controller
More informationGeneral Purpose Programmable Peripheral Devices. Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar
Chapter 15 General Purpose Programmable Peripheral Devices by Rahul Patel, Assistant Professor, EC Dept., Sankalchand Patel College of Engg.,Visnagar Microprocessor & Interfacing (140701) Rahul Patel 1
More informationCMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 09, SPRING 2013
CMSC 313 COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE PROGRAMMING LECTURE 09, SPRING 2013 TOPICS TODAY I/O Architectures Interrupts Exceptions FETCH EXECUTE CYCLE 1.7 The von Neumann Model This is a general
More informationArchitecture of An AHB Compliant SDRAM Memory Controller
Architecture of An AHB Compliant SDRAM Memory Controller S. Lakshma Reddy Metch student, Department of Electronics and Communication Engineering CVSR College of Engineering, Hyderabad, Andhra Pradesh,
More informationEE 354 Fall 2018 Timers and timer interrupts
EE 354 Fall 2018 Timers and timer interrupts The STM32F446RE has 14 timers that are classified as Advanced Control Timers (2), General Purpose (4 are either 16-bit or 32-bit timers and 6 are 16-bit timers),
More informationCopyright 2016 Xilinx
Zynq Architecture Zynq Vivado 2015.4 Version This material exempt per Department of Commerce license exception TSU Objectives After completing this module, you will be able to: Identify the basic building
More informationLaboratory Exercise 4
Laboratory Exercise Input/Output in an Embedded System The purpose of this exercise is to investigate the use of devices that provide input and output capabilities for a processor. There are two basic
More informationDesign And Implementation of Efficient FSM For AHB Master And Arbiter
Design And Implementation of Efficient FSM For AHB Master And Arbiter K. Manikanta Sai Kishore, M.Tech Student, GITAM University, Hyderabad Mr. M. Naresh Kumar, M. Tech (JNTUK), Assistant Professor, GITAM
More informationLecture 10 Introduction to AMBA AHB
Lecture 10 Introduction to AMBA AHB Multimedia Architecture and Processing Laboratory 多媒體架構與處理實驗室 Prof. Wen-Hsiao Peng ( 彭文孝 ) pawn@mail.si2lab.org 2007 Spring Term 1 2 Reference AMBA Specification 2.0
More informationARM Processors for Embedded Applications
ARM Processors for Embedded Applications Roadmap for ARM Processors ARM Architecture Basics ARM Families AMBA Architecture 1 Current ARM Core Families ARM7: Hard cores and Soft cores Cache with MPU or
More informationMay 15, 2015 EE 354 Fall 2015 Lecture 6 Timers and timer interrupts
EE 354 Fall 2015 Lecture 6 Timers and timer interrupts The STM32F407VG has 14 timers that are classified as Advanced Control Timers (2), General Purpose (4 are either 16-bit or 32-bit timers and 6 are
More informationTurbo Encoder Co-processor Reference Design
Turbo Encoder Co-processor Reference Design AN-317-1.2 Application Note Introduction The turbo encoder co-processor reference design is for implemention in an Stratix DSP development board that is connected
More informationV8uC: Sparc V8 micro-controller derived from LEON2-FT
V8uC: Sparc V8 micro-controller derived from LEON2-FT ESA Workshop on Avionics Data, Control and Software Systems Noordwijk, 4 November 2010 Walter Errico SITAEL Aerospace phone: +39 0584 388398 e-mail:
More informationContents ASIC Logic Overview Background Information Rapid Prototyping with Logic Module Basic Platforms: AHB and
Contents ASIC Logic... 1 1. Overview...1 2. Background Information...1 2.1. Rapid Prototyping with Logic Module...1 2.2. Basic Platforms: AHB and ASB...2 2.3. Logic Module Registers...4 2.4. Interrupt
More informationInterrupts Peter Rounce - room 6.18
Interrupts Peter Rounce - room 6.18 P.Rounce@cs.ucl.ac.uk 20/11/2006 1001 Interrupts 1 INTERRUPTS An interrupt is a signal to the CPU from hardware external to the CPU that indicates than some event has
More informationAMBA 3 AHB Lite Bus Architecture
AMBA 3 AHB Lite Bus Architecture 1 Module Syllabus What is a Bus Bus Types ARM AMBA System Buses AMBA3 AHB-Lite Bus Bus Operation in General AHB Bus Components AHB Bus Signals AHB Bus Basic Timing AHB
More informationMark Redekopp, All rights reserved. EE 357 Unit 10b. Interrupts Timers
EE 357 Unit 10b Interrupts Timers IPL bits Coldfire / M68K Interrupts Coldfire interrupt architecture is based on original M68K 3-bit input (IPL[2:0]) indicating interrupt requests/priorities 000 = No
More informationSimulink -based Programming Environment for Heterogeneous MPSoC
Simulink -based Programming Environment for Heterogeneous MPSoC Katalin Popovici katalin.popovici@mathworks.com Software Engineer, The MathWorks DATE 2009, Nice, France 2009 The MathWorks, Inc. Summary
More informationAltera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report. Altera Innovate Nordic 2007 Final Project Report 8/28/2007
Altera Innovate Nordic 2007: Leon3 MP on Altera FPGA, Final Report Altera Innovate Nordic 2007 Final Project Report 8/28/2007 1 Project name: Team name: Team ID: Team members: Leon3 MP on Altera FPGA Team
More informationGrundlagen Microcontroller Interrupts. Günther Gridling Bettina Weiss
Grundlagen Microcontroller Interrupts Günther Gridling Bettina Weiss 1 Interrupts Lecture Overview Definition Sources ISR Priorities & Nesting 2 Definition Interrupt: reaction to (asynchronous) external
More informationRCC Driver Manual RCC. RTEMS Cross Compiler (RCC) 2017 User's Manual. The most important thing we build is trust
. RCC RTEMS Cross Compiler (RCC) 2017 User's Manual The most important thing we build is trust RCC Driver Manual 1 www.cobham.com/gaisler Table of Contents 1. Introduction... 9 2. GRLIB AMBA Plug&Play
More informationDesign of an Efficient FSM for an Implementation of AMBA AHB in SD Host Controller
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 11, November 2015,
More informationI/O - input/output. system components: CPU, memory, and bus -- now add I/O controllers and peripheral devices. CPU Cache
I/O - input/output system components: CPU, memory, and bus -- now add I/O controllers and peripheral devices CPU Cache CPU must perform all transfers to/from simple controller, e.g., CPU reads byte from
More informationTransaction Level Modeling with SystemC. Thorsten Grötker Engineering Manager Synopsys, Inc.
Transaction Level Modeling with SystemC Thorsten Grötker Engineering Manager Synopsys, Inc. Outline Abstraction Levels SystemC Communication Mechanism Transaction Level Modeling of the AMBA AHB/APB Protocol
More informationCore Peripherals. Speaker: Tzu-Wei Tseng. Adopted from National Chiao-Tung University IP Core Design. SOC Consortium Course Material
Core Peripherals Speaker: Tzu-Wei Tseng Adopted from National Chiao-Tung University IP Core Design SOC Consortium Course Material Goal of This Lab Familiarize with ARM Hardware Development Environment
More informationPage 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT
Page 1 SPACEWIRE SEMINAR 4/5 NOVEMBER 2003 JF COLDEFY / C HONVAULT INTRODUCTION The SW IP was developped in the frame of the ESA 13345/#3 contract "Building block for System on a Chip" This presentation
More informationIP Core Design. Lab TA:Tzung-Shian Yang
Lab 4 IP Core Design C. W. Jen 任建葳 cwjen@twins.ee.nctu.edu.tw Lab TA:Tzung-Shian Yang VLSI Signal Processing Group Department of Electronics Engineering National Chiao Tung University Outline Introduction
More informationUT700 LEAP VxWorks 6.7 BSP Manual
. VxWorks-6.7 BSP Manual i UT700 LEAP VxWorks 6.7 BSP Manual VxWorks-6.7 UT700 LEAP specific BSP manual VXWORKS-6.7-UT700LEAP Version 1.0.11 March 2015 Kungsgatan 12 tel +46 31 7758650 411 19 Gothenburg
More informationLecture 25: Interrupt Handling and Multi-Data Processing. Spring 2018 Jason Tang
Lecture 25: Interrupt Handling and Multi-Data Processing Spring 2018 Jason Tang 1 Topics Interrupt handling Vector processing Multi-data processing 2 I/O Communication Software needs to know when: I/O
More informationKeywords- AMBA, AHB, APB, AHB Master, SOC, Split transaction.
Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of an Efficient
More informationEmbedded System Design and Modeling EE382V, Fall 2008
Embedded System Design and Modeling EE382V, Fall 2008 Lecture Notes 4 System Design Flow and Design Methodology Dates: Sep 16&18, 2008 Scribe: Mahesh Prabhu SpecC: Import Directive: This is different from
More informationDeveloping a LEON3 template design for the Altera Cyclone-II DE2 board Master of Science Thesis in Integrated Electronic System Design
Developing a LEON3 template design for the Altera Cyclone-II DE2 board Master of Science Thesis in Integrated Electronic System Design DANIEL BENGTSSON RICHARD FÅNG Chalmers University of Technology University
More informationIntroduction to LEON3, GRLIB
Introduction to LEON3, GRLIB Adi Katav akatav@kaltech.co.il 6201129 4(0) 972+ Ext 101 Introduction to LEON3, GRLIB Few words about KAL: KAL provides professional ASIC consultancy for Digital/Analog ASIC
More informationInterrupts Peter Rounce
Interrupts Peter Rounce P.Rounce@cs.ucl.ac.uk 22/11/2011 11-GC03 Interrupts 1 INTERRUPTS An interrupt is a signal to the CPU from hardware external to the CPU that indicates than some event has occured,
More informationWhat's "vspi"? What's included?
What's "vspi"? vspi is a Verilog implementation of an SPI slave. Think of it as a very fast serial port. It can reliably transfer data at 27.9 mbps on an Atlys FPGA devkit (a Spartan-6 with a 100 MHz system
More informationDesign and Implementation Interrupt Mechanism
Design and Implementation Interrupt Mechanism 1 Module Overview Study processor interruption; Design and implement of an interrupt mechanism which responds to interrupts from timer and UART; Program interrupt
More information1 Contents. Version of EnSilica Ltd, All Rights Reserved
1 Contents 1 Contents 2 2 Overview 3 3 Hardware Interface 4 3.1 Resource requirements 4 4 Software Interface 5 4.1 Register Map 5 4.2 Interrupts 7 5 RSA Operation 8 5.1 Introduction 8 5.2 Cycle counts
More informationEffective System Design with ARM System IP
Effective System Design with ARM System IP Mentor Technical Forum 2009 Serge Poublan Product Marketing Manager ARM 1 Higher level of integration WiFi Platform OS Graphic 13 days standby Bluetooth MP3 Camera
More informationoriginal M68K requests/priorities Interrupts to execute important code interrupts (n will always be I) I-bits bits in SR accomplish this
Coldfire / M68K Interrupts EE 5 Unit 1b Interrupts Timers Coldfire interrupt architecture is based on original M68K -bit input (IPL[2:]) indicating interrupt requests/priorities = No interrupt t 1-111
More informationPC Interrupt Structure and 8259 DMA Controllers
ELEC 379 : DESIGN OF DIGITAL AND MICROCOMPUTER SYSTEMS 1998/99 WINTER SESSION, TERM 2 PC Interrupt Structure and 8259 DMA Controllers This lecture covers the use of interrupts and the vectored interrupt
More informationUNIT-IV. The semiconductor memories are organized as two-dimensional arrays of memory locations.
UNIT-IV MEMORY INTERFACING WITH 8086: The semi conductor memories are of two types: Static RAM Dynamic RAM The semiconductor memories are organized as two-dimensional arrays of memory locations. For Ex:
More informationMidterm Exam. Solutions
Midterm Exam Solutions Problem 1 List at least 3 advantages of implementing selected portions of a design in hardware, and at least 3 advantages of implementing the remaining portions of the design in
More informationResponding to TAT Improvement Challenge through Testbench Configurability and Re-use
Responding to TAT Improvement Challenge through Testbench Configurability and Re-use Akhila M, Kartik Jain, Renuka Devi, Mukesh Bhartiya Accellera Systems Initiative 1 Motivation Agenda Generic AMBA based
More informationModule 3. Embedded Systems I/O. Version 2 EE IIT, Kharagpur 1
Module 3 Embedded Systems I/O Version 2 EE IIT, Kharagpur 1 Lesson 15 Interrupts Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would learn Interrupts
More information8051 Serial Communication
8051 Serial Communication Basics of serial communication Parallel: transfers eight bits of data simultaneously over eight data lines expensive - short distance fast Serial : one bit at a time is transferred
More informationVeloce2 the Enterprise Verification Platform. Simon Chen Emulation Business Development Director Mentor Graphics
Veloce2 the Enterprise Verification Platform Simon Chen Emulation Business Development Director Mentor Graphics Agenda Emulation Use Modes Veloce Overview ARM case study Conclusion 2 Veloce Emulation Use
More informationDesign of Microprocessor-Based Systems Part II
Design of Microprocessor-Based Systems Part II Prabal Dutta University of Michigan Modified by Jim Huang 1 Aside: writing an architectural simulator QEMU source 2 System Memory Map
More informationEmbedded Software TI2726 B. 4. Interrupts. Koen Langendoen. Embedded Software Group
Embedded Software 4. Interrupts TI2726 B Koen Langendoen Embedded Software Group What is an Interrupt? Asynchronous signal from hardware Synchronous signal from software Indicates the need for attention
More information