Responding to TAT Improvement Challenge through Testbench Configurability and Re-use

Transcription

1 Responding to TAT Improvement Challenge through Testbench Configurability and Re-use Akhila M, Kartik Jain, Renuka Devi, Mukesh Bhartiya Accellera Systems Initiative 1

2 Motivation Agenda Generic AMBA based SoC Template Key Areas to Target for Re-usability and Reconfigurability Recommended Techniques for faster TTM Results Conclusion Accellera Systems Initiative 2

3 Motivation Complex SoCs demanding faster TTM -- New and challenging IPs integration -- Multiple SoC churn outs with few extra features added -- Demands good verification coverage and corner case testing 40% 10% 15% 35% Testbench Development Testplan Creation and Running tests Debug Others Accellera Systems Initiative 3 *source:

4 Proposed Pre-Silicon Validation Methodology Reusability of IP/block level tests at SoC level Reconfigurable verification environment for project variations Reduce test-bench modification efforts when absorbing changes REUSE-RECONFIGURE-REDUCE!!! Accellera Systems Initiative 4

5 Generic AMBA based SoC Template UVM sequencer Controls all the sequencers SoC Specific IP(s) AMBA VIP/Wrapper Core DMA BASE UVM ENV I2C VIP I2S VIP Primary fabric AHB/AXI UART VIP GPIO VIP I2C I2S Memories Low speed fabric - APB GPIO UART Coverage Module DATA Checkers DATA Checker Hooked to all IFs DATA Checker Hooked to all IFs Hooked to all IFs Accellera Systems Initiative 5

6 Key Areas to Target for Re-usability and Re-configurability Accellera Systems Initiative 6

7 Fabric VIP Configuration Backbone of Verification Environment Architectural updates: Change in # and type of layers Change in # of peripherals Hierarchy changes Access control changes Accellera Systems Initiative 7 Address map changes Address/data width changes

8 Core Testbench Components (Base sequences, Data checkers) Dependencies on VIPs VIP sequences, data checkers and base components and their extensions tightly coupled to transaction type Accellera Systems Initiative 8

9 Core Testbench Components (Base sequences, Data checkers) VIP AXI SEQ??? Accellera Systems Initiative 9

10 Block Level Tests Re-run block level tests in UVM BINGO!!! IPs developed in different language(s) Adoption of System-C by designers IP tests have different execution phases Block level tests and system level tests have to be synchronized SC_MAIN() { config send data new config DUT UVM run_test() Phases Sequences Accellera Systems Initiative 10

11 Recommended Techniques for Faster TTM Accellera Systems Initiative 11

12 Reconfigurable Wrappers for Main fabric VIP Encapsulates VIP Config Class details from users VIP Config Class details from users Function: set_new_layer Layer type, ID Name, # Master, Slaves, Clock/ Reset mode Function: register_layer_master/slave Agent specific parameters agent_data_holder_st store agent configs layer_data_holder_st store layer configs Loop for all agents / layer VIP Configuration: Num of agents Data/ Addr width configs AHB_Lite/ APB3/ APB4 configs Master-Slave clock/ reset mode configs Active/ Passive configs Agent addr mapping AMBA Monitor hook-ups Other configs Accellera Systems Initiative 12

13 Easy Configuration of External Interfaces AMBA VIP CONFIGURATION int layer_master [0:`NO_OF_AMBA_LAYERS-1] = {4,2,1}; int layer_slave [0:`NO_OF_AMBA_LAYERS-1] = {5,1,1}; int layer_clock_mode [0:`NO_OF_AMBA_LAYERS-1] = {1,1,1}; int layer_reset_mode [0:`NO_OF_AMBA_LAYERS-1] = {1,1,1}; int set_xaction_mon [0:`NO_OF_AMBA_LAYERS-1] = {1,1,1}; OTHER VIP CONFIGURATION: int uart_active[0:`no_of_uart_instances-1] = {1,1}; int handshake_type[0:`no_of_uart_instances-1] = {0,0}; int data_width[0:`no_of_uart_instances-1] = {8,8}; int stop_bit[0:`no_of_uart_instances-1] = {1,1}; int parity_type[0:`no_of_uart_instances-1] = {1,1}; Accellera Systems Initiative 13

14 Generic Sequences Independent of VIP Transactions All Sequences extended from UVM sequence Sequencer casting just before driving UVM item, NOT at virtual sequence level UVM SEQ MY SEQ L1 MY SEQ L2 MY SEQ L11 MY SEQ L12 MY SEQ L21 Map Item to VIP Item VIP AHB SEQ VIP AXI SEQ `my_uvm_do_on (AHB/ AXI seqr, seq/ item) Tie item/ sequence to UVM seqr Save actual seqr pointer Accellera Systems Initiative 14

15 Generic Data Checkers Independent of VIP Transactions Configurable end-to-end data checker working on customized transaction type Performs data sanity on peripheral interface Handles on-the-fly reset/ abort conditions, selectively turning off checker on any given interface, applying byte-mask TX VIP Xaction Map to Checker Xaction PASS/ FAIL RX VIP Xaction Map to Checker Xaction Thru Analysis ports Apply any byte masks, UVM event controls Accellera Systems Initiative 15

16 HDL Independent Verification Flow Pre-requisites to switch between System-C or UVM driver. SystemC model Loosely timed (LT)/ Approximately timed(at)/ Pin accurate models(pa) SystemC Function Reuse Divide System-C tests into Multiple Function calls Handshake DPI Calls / Assertion of SC SV Interface Signals. Accellera Systems Initiative 16

17 Results Accellera Systems Initiative 17

18 Improvement in Time to First Test Weeks Project1 Project 2 Project1 Project 2 Configurable wrappers were used for VIPs and System-C driver was integrated

19 Improvement in Overall Run Time 18 Avg Wall Clock Time in Mins Project1 Project2 Similar peripheral tests Project1: One copy of each VIP license checkout per run Project2: Only 1 license checkout per run, if compiled with proper defines

20 Conclusion Re-use Prior engagement with IP team to integrate pin accurate model renders test re-use option Re-configure Configurable VIP wrappers for fabric and external interfaces Reduce Decoupling components dependencies on VIP transactions reduces rework. Accellera Systems Initiative 20

21 Thanks Accellera Systems Initiative 21