EECS150 Lab Lecture 2 Design Verification
|
|
|
- Christal Ryan
- 5 years ago
- Views:
Transcription
1 EECS150 Lab Lecture 2 Design Verification Vincent Lee Electrical Engineering and Computer Sciences University of California, Berkeley 9/7/2012 EECS150-Fa12-lab1 1
2 Lab Logistics T minus three weeks-ish until the project starts We re getting closer to Dan Garcia s hand of God For this lab, you will not be synthesizing your design = not using FPGA Grades for Lab 0 have been uploaded to bspace so check to make sure you have a score Labs are due by the last lab section of the week after they are assigned 9/7/2012 EECS150-Fa12-lab1 2
3 Agenda Testing Methodologies What we forgot to cover last week Xilinx Report Tools and Design Flow: Where are we? Software Simulation and Navigating Modelsim This Week s Lab: ALU and verification Parsing Register Transfer Level (RTL) Descriptions Tips, Tricks, Miscellaneous Things to Know 9/7/2012 EECS150-Fa12-lab1 3
4 The Xilinx Report Generator We tried to go over this with everyone after check off Xilinx will generate a report file every time you try to run synthesis to bit stream generation Can open the report by running make report command from same path as Makefile Contains resource utilization, timing information, and more Also displays list of errors and/or warnings 9/7/2012 EECS150-Fa12-lab1 4
5 Xilinx Report 9/7/2012 EECS150-Fa12-lab1 5
6 Errors, Warnings, Infos 9/7/2012 EECS150-Fa12-lab1 6
7 A Note on Errors and Warning Errors are bad Fix them Warnings Some generated by Xilinx tools nothing you can do about it Can be generated by your HDL code may or may not need to be fixed Good practice to always check for warnings coming from you code Don t always have to fix but May give hints as to why your synthesized design isn t working There s usually a reason why the tools are complaining about your code 9/7/2012 EECS150-Fa12-lab1 7
8 Testing Methodologies Exhaustive testing Throw every possible input at the circuit (for CL anyways) Ideal and covers everything including edge cases (100% coverage) Scales very poorly Random testing Uniform sampling of input space Edge cases randomly sampled (limited coverage) Scales better than exhaustive testing May combine with some target vectors 9/7/2012 EECS150-Fa12-lab1 8
9 Testing Methodologies Button-up approach Unit test most primitive modules first Work your way up by running integration tests when modules interact with each other For complex systems, very effective verification method Top-down approach Start at top level module and work your way down through submodules Stub modules that aren t implemented Good if problems tend to occur towards top 9/7/2012 EECS150-Fa12-lab1 9
10 For this lab and class Recommend button-up approach Project will have many small modules that compose a very large complex system Single bug will cripple your project Random testing for ALU and system with many inputs Supplement hardcoded test vectors to cover edge cases and frequently used cases 9/7/2012 EECS150-Fa12-lab1 10
11 For this lab and class We will only provide basic test cases Your job to fill in the gaps the real world is 50%+ testing and 50%- everything else In general, groups who write more/most test cases finish the project faster Don t count on us giving you a solution if you fall behind You need to understand your code to do the next checkpoint We cannot write testbenches for modules that you designed 9/7/2012 EECS150-Fa12-lab1 11
12 Digital Design Development Cycle 9/7/2012 EECS150-Fa12-lab1 12
13 Where We Are in the Development Flow 9/7/2012 EECS150-Fa12-lab1 13
14 Software Simulation Tool that simulates behavior of HDL code before synthesis Gives design feedback as waveforms or test messages Requires explicit simulation test cases which usually aren t synthesized Sometimes may differ from actual synthesis since tools infer logic upon synthesis Hopefully irons out most/all bugs before synthesis 9/7/2012 EECS150-Fa12-lab1 14
15 Motivation Behind Software Simulation Synthesis takes FOREVER want to be able to do verification quickly in software Enhances visibility by allowing access to every signal Testing is important A broken product isn t worth anything (also not worth credit) Entire teams in industry devoted to verification and DFT Systems are complicated Easy to make mistake in 1000s to millions of lines of code Modules may work separately but not together NRE costs are expensive one bug can cost the entire design 9/7/2012 EECS150-Fa12-lab1 15
16 Modelsim Simulation Tool 9/7/2012 EECS150-Fa12-lab1 16
17 Navigating the Tools Modelsim can be invoked by the vsim command Waveform colors Green waveforms usually good (all values defined) Red waveforms usually bad (undefined values) Blue waveforms usually bad (undriven values) Radix (hex, decimal, etc.) Right click signal -> Radix -> Selected Radix 9/7/2012 EECS150-Fa12-lab1 17
18 Navigating the Tools Use + or - to zoom in or out Toggling leafs on and off - removes excess file path description 9/7/2012 EECS150-Fa12-lab1 18
19 This Week s Lab Objectives: Become familiar with module test harnesses and testbenches Learn how to use Modelsim to simulate in software and debug your modules before synthesis Pre-lab requirements: Write verilog for ALU before lab Check off requirements: Functional ALU and testbenches Answers to checkoff questions Due Thursday 8PM 9/7/2012 EECS150-Fa12-lab1 19
20 This Week s Lab You will be provided the skeletal files for: ALU testbench (ALUTestbench.v) ALU test vector harness (ALUTestVectorTestbench.v) ALU Decoder (ALUdec.v) ALU file (ALU.v) You will NOT be synthesizing the design (no makefile on top level) Instead you will be verifying your design by using Modelsim (makefile in /sim directory) READ THE DOCUMENT AND RTL SPECIFICATION 9/7/2012 EECS150-Fa12-lab1 20
21 ALU Decoder and ALU Controller for the ALU Takes instruction Opcode and Func Deduces appropriate ALUOp ALU Takes ALUOp and operands Performs operation specified on operands 9/7/2012 EECS150-Fa12-lab1 21
22 ALU Decoder and ALU Simulation Test Harness ALU Decoder and ALU are Devices Under Test (DUTs) Equivalent block diagram for simulation: 9/7/2012 EECS150-Fa12-lab1 22
23 Register Transfer Level (RTL) Descriptions SEXT(*) = sign extend value of * ZEXT(*) = zero extend value of * PC = memory address of instruction >>> = shift right arithmetic (A? B : C) = if A, then evaluate to B, else evaluate to C BMEM(*) = byte memory at * HMEM(*) = half memory at * WMEM(*) = word memory at * 9/7/2012 EECS150-Fa12-lab1 23
24 RTL Example: Load Byte (I-Type) 9/7/2012 EECS150-Fa12-lab1 24
25 RTL Example: Branch on Less Than or Equal (J-Type) 9/7/2012 EECS150-Fa12-lab1 25
26 Lab Tips and Tricks Read the lab document and understand the specification before you start Watch for signed and unsigned operations they are different Unsigned comparisons Unsigned loads Watch source field ordering order is important Watch order for SLLV, SRLV, and SRAV R[$rt] >> R[$rs] vs. R[$rs] << R[$rt] This will make your ALU fail the testbench Shift right logical (SRL) and shift right arithmetic (SRA) are different Watch operation binding strength 9/7/2012 EECS150-Fa12-lab1 26
27 Running Simulation To run simulation, cd to /sim directory Run make in directory Simulation output will fill the screen for each testbench you are running Simulator looks in /sim/tests for.do files each file specifies one test case simulation Simulation generates /results directory with transcript and waveform file (.wlf) Waveform can be viewed with Modelsim or calling./viewwave 9/7/2012 EECS150-Fa12-lab1 27
28 Macro Files Macro files help define variables so that you don t have to hardcode: Indicated by.vh file Use macros in verilog by using tick mark ` Two macro files included in /src directory ALUop.vh contains ALU operation code macros Opcode.vh contains MIPS ISA opcode macros 9/7/2012 EECS150-Fa12-lab1 28
29 Lab Assignment Prelab assignment: Write code for ALU and ALU decoder Lab assignment: Complete testbenches and add appropriate test cases Write hardcoded tests and manually add testcases to file Yes we want you to type in the 1s and 0s to the testvector file Simulate and verify that ALU and decoder works correctly Checkoff Demonstrate functional ALU and ALU Decoder 9/7/2012 EECS150-Fa12-lab1 29
30 Next Week s Lab Next week s lab lecture: Overview of Chipscope Next week s lab: List Processor and Chipscope Datapath and Controller Design What to do when simulation works but synthesis fails oh dear 9/7/2012 EECS150-Fa12-lab1 30
31 Questions, comments, or concerns? 9/7/2012 EECS150-Fa12-lab1 31
Lab 3: Simulation and Testing
Lab 3: Simulation and Testing University of California, Berkeley Department of Electrical Engineering and Computer Sciences EECS150 Components and Design Techniques for Digital Systems John Wawrzynek,
EECS150 Lab Lecture 0
EECS150 Lab Lecture 0 Kris Pister, Vincent Lee, Ian Juch, Albert Magyar Electrical Engineering and Computer Sciences University of California, Berkeley 8/24/2012 EECS150-Fa12-Lab0 1 What is lab lecture?
EECS150 Lab Lecture 5 Introduction to the Project
EECS150 Lab Lecture 5 Introduction to the Project Ian Juch Electrical Engineering and Computer Sciences University of California, Berkeley 9/28/2012 1 Note on Lab4 You should augment the testbenches we
Lab 3 Verilog Simulation Mapping
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences 1. Motivation Lab 3 Verilog Simulation Mapping In this lab you will learn how to use
Lab 4: List Processor and Chipscope
Lab 4: List Processor and Chipscope University of California, Berkeley Department of Electrical Engineering and Computer Sciences EECS150 Components and Design Techniques for Digital Systems John Wawrzynek,
Don t expect to be able to write and debug your code during the lab session.
EECS150 Spring 2002 Lab 4 Verilog Simulation Mapping UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 4 Verilog Simulation Mapping
Lab 3: Simulation and Testing
Lab 3: Simulation and Testing University of California, Berkeley Department of Electrical Engineering and Computer Sciences EECS150 Components and Design Techniques for Digital Systems Ronald Fearing,
Lab 1: FPGA Physical Layout
Lab 1: FPGA Physical Layout University of California, Berkeley Department of Electrical Engineering and Computer Sciences EECS150 Components and Design Techniques for Digital Systems John Wawrzynek, James
EECS150 Fall 2013 Checkpoint: DVI Test Pattern
EECS150 Fall 2013 Checkpoint: DVI Test Pattern Authored by Austin Buchan Prof. Ronald Fearing, GSIs: Austin Buchan, Stephen Twigg Department of Electrical Engineering and Computer Sciences College of Engineering,
LAB 9 The Performance of MIPS
LAB 9 The Performance of MIPS Goals Learn how the performance of the processor is determined. Improve the processor performance by adding new instructions. To Do Determine the speed of the processor in
LAB 9 The Performance of MIPS
Goals To Do LAB 9 The Performance of MIPS Learn how the performance of the processor is determined. Improve the processor performance by adding new instructions. Determine the speed of the processor in
LAB 6 Testing the ALU
Goals LAB 6 Testing the ALU Learn how to write testbenches in Verilog to verify the functionality of the design. Learn to find and resolve problems (bugs) in the design. To Do We will write a Verilog testbench
University of California, Davis Department of Electrical and Computer Engineering. EEC180B DIGITAL SYSTEMS Spring Quarter 2018
University of California, Davis Department of Electrical and Computer Engineering EEC180B DIGITAL SYSTEMS Spring Quarter 2018 LAB 2: FPGA Synthesis and Combinational Logic Design Objective: This lab covers
E85: Digital Design and Computer Engineering Lab 2: FPGA Tools and Combinatorial Logic Design
E85: Digital Design and Computer Engineering Lab 2: FPGA Tools and Combinatorial Logic Design Objective The purpose of this lab is to learn to use Field Programmable Gate Array (FPGA) tools to simulate
Verilog Simulation Mapping
1 Motivation UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 4 Verilog Simulation Mapping In this lab you will learn how to use
EECS150 - Digital Design Lecture 6 - Logic Simulation
EECS150 - Digital Design Lecture 6 - Logic Simulation Sep. 17, 013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
EECS 150 Fall 2013 Checkpoint 1: Pipelined MIPS Processor
Memory Arbiter Xilinx MIG EECS 150 Fall 2013 Checkpoint 1: Pipelined MIPS Processor Prof. John Wawrzynek TAs: Vincent Lee, Shaoyi Cheng Department of Electrical Engineering and Computer Sciences College
CPEN 230L: Introduction to Digital Logic Laboratory Lab 7: Multiplexers, Decoders, and Seven Segment Displays
CPEN 230L: Introduction to Digital Logic Laboratory Lab 7: Multiplexers, Decoders, and Seven Segment Displays Purpose Learn about multiplexers (MUXs), decoders and seven segment displays. Learn about hierarchical
Lab 6 : Introduction to Verilog
Lab 6 : Introduction to Verilog Name: Sign the following statement: On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work 1 Objective The main objective of
EECS 151/251A Fall 2017 Digital Design and Integrated Circuits. Instructor: John Wawrzynek and Nicholas Weaver. Lecture 13 EE141
EECS 151/251A Fall 2017 Digital Design and Integrated Circuits Instructor: John Wawrzynek and Nicholas Weaver Lecture 13 Project Introduction You will design and optimize a RISC-V processor Phase 1: Design
ECE 353 Lab 3. MIDI Note Number Display. Lab Info. Electrical and Computer Engineering
ECE 353 Lab 3 MIDI Note Number Display Lab Info Board Demonstration 2 Build Process Board Assembly Verilog Programming Plan State Machine Synthesis Simulation Burning the Program Testing MIDI-OX Logic
1. Introduction EE108A. Lab 1: Combinational Logic: Extension of the Tic Tac Toe Game
EE108A Lab 1: Combinational Logic: Extension of the Tic Tac Toe Game 1. Introduction Objective This lab is designed to familiarize you with the process of designing, verifying, and implementing a combinational
Lab 6 Debugging. Objective. Introduction. Prelab
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 6 Debugging Objective You will explore several techniques for debugging a digital
ECE/CS Computer Design Lab Lab 1 - Completion by Sept 13. Lab 2 will be assigned during the 2nd week of September.
1 Design of the ALU ECE/CS 3710 - Computer Design Lab Lab 1 - Completion by Sept 13. Lab 2 will be assigned during the 2nd week of September. I. OVERVIEW The instruction set of the CR16 uses standard 16-bit
EECS 150 Fall 2012 Checkpoint 1: Pipelined MIPS Processor
Memory Arbiter Xilinx MIG EECS 150 Fall 2012 Checkpoint 1: Pipelined MIPS Processor Prof. Kris Pister TAs: Vincent Lee, Ian Juch, Albert Magyar Department of Electrical Engineering and Computer Sciences
Lab 1 FPGA CAD Tools
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 1 FPGA CAD Tools ASSIGNED: Week of 1/21 DUE: Week of 1/28, 10 minutes after start
Final Project: MIPS-like Microprocessor
Final Project: MIPS-like Microprocessor Objective: The objective of this project is to design, simulate, and implement a simple 32-bit microprocessor with an instruction set that is similar to a MIPS.
Lab 2 Designing with Verilog
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 2 Designing with Verilog 1.0 Motivation In this lab you will learn how to express
CS150 Project Final Report
CS150 Project Final Report Max Nuyens and Casey Duckering cs150 bp and cs150 bo Team 1 12/12/14 Project Functional Description and Design Requirements: The objective of our project was to implement a functional
Lab 2 Verilog Synthesis & Logic Optimization
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Lab 2 Verilog Synthesis & Logic Optimization 1.0 Motivation The goals of this lab are
LAB 9 The Performance of MIPS
LAB 9 The Performance of MIPS Goals Learn how to determine the performance of a processor. Improve the processor performance by adding new instructions. To Do Determine the speed of the processor in Lab
CPEN 230L: Introduction to Digital Logic Laboratory Lab #6: Verilog and ModelSim
CPEN 230L: Introduction to Digital Logic Laboratory Lab #6: Verilog and ModelSim Purpose Define logic expressions in Verilog using register transfer level (RTL) and structural models. Use Quartus II to
Tutorial: Working with the Xilinx tools 14.4
Tutorial: Working with the Xilinx tools 14.4 This tutorial will show you how to: Part I: Set up a new project in ISE Part II: Implement a function using Schematics Part III: Implement a function using
Hardware Description Languages: Verilog. Quick History of HDLs. Verilog/VHDL. Design Methodology. Verilog Introduction. Verilog.
Hardware Description Languages: Verilog Quick History of HDLs Verilog Structural Models (Combinational) Behavioral Models Syntax Examples CS 150 - Fall 2005 - Lecture #4: Verilog - 1 ISP (circa 1977) -
Hardware Description Languages: Verilog
Hardware Description Languages: Verilog Verilog Structural Models (Combinational) Behavioral Models Syntax Examples CS 150 - Fall 2005 - Lecture #4: Verilog - 1 Quick History of HDLs ISP (circa 1977) -
Quartus II Tutorial. September 10, 2014 Quartus II Version 14.0
Quartus II Tutorial September 10, 2014 Quartus II Version 14.0 This tutorial will walk you through the process of developing circuit designs within Quartus II, simulating with Modelsim, and downloading
Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web:
Circuit Design and Simulation with VHDL 2nd edition Volnei A. Pedroni MIT Press, 2010 Book web: www.vhdl.us Appendix C Xilinx ISE Tutorial (ISE 11.1) This tutorial is based on ISE 11.1 WebPack (free at
Quartus II Version 14.0 Tutorial Created September 10, 2014; Last Updated January 9, 2017
Quartus II Version 14.0 Tutorial Created September 10, 2014; Last Updated January 9, 2017 This tutorial will walk you through the process of developing circuit designs within Quartus II, simulating with
EECS150: Lab 1, FPGA CAD Tools
EECS150: Lab 1, FPGA CAD Tools UC Berkeley College of Engineering Department of Electrical Engineering and Computer Science 1 Time Table ASSIGNED DUE Friday, August 29 th Week 3: September 7 th 13 th,
AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall
AccelDSP tutorial 2 (Matlab.m to HDL for Xilinx) Ronak Gandhi Syracuse University Fall 2009-10 AccelDSP Getting Started Tutorial Introduction This tutorial exercise will guide you through the process of
Assembly Programming
Designing Computer Systems Assembly Programming 08:34:48 PM 23 August 2016 AP-1 Scott & Linda Wills Designing Computer Systems Assembly Programming In the early days of computers, assembly programming
Lab 7 (All Sections) Prelab: Verilog Review and ALU Datapath and Control
Lab 7 (All Sections) Prelab: Verilog Review and ALU Datapath and Control Name: Sign the following statement: On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic
CSE 141L Computer Architecture Lab Fall Lecture 3
CSE 141L Computer Architecture Lab Fall 2005 Lecture 3 Pramod V. Argade November 1, 2005 Fall 2005 CSE 141L Course Schedule Lecture # Date Day Lecture Topic Lab Due 1 9/27 Tuesday No Class 2 10/4 Tuesday
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science. EECS 150 Spring 2000
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2000 Lab 1 Introduction to Xilinx Design Software 1 Objectives In this
Lab Assignment 2. Implementing Combinational and Sequential Logic in VHDL
Lab Assignment 2 Implementing Combinational and Sequential Logic in VHDL Task 1 Draw a detailed block diagram of the ALU (Arithmetic Logic Unit), specified using Fig. 1 and Tables 1 and 2. Then develop
EECS150 - Digital Design Lecture 6 - Logic Simulation. Encoder Example
EECS150 - Digital Design Lecture 6 - Logic Simulation Feb 7, 2013 John Wawrzynek Spring 2013 EECS150 - Lec06-sim Page 1 Encoder Example What is y if x == 4 b1111? always @(x) : encode if (x == 4'b0001)
EE108a Lab 0: Introduction to Verilog and the EE108a tool chain, version 1.01
Introduction Welcome to EE108a Lab 0. This lab is designed to familiarize you with Verilog and the tools we ll be using in EE108a. The lab is a step-by-step walkthrough which will take you from the initial
EEM 486: Computer Architecture. Lecture 2. MIPS Instruction Set Architecture
EEM 486: Computer Architecture Lecture 2 MIPS Instruction Set Architecture EEM 486 Overview Instruction Representation Big idea: stored program consequences of stored program Instructions as numbers Instruction
ENSC 350 ModelSim Altera Tutorial
ENSC 350 ModelSim Altera Tutorial This is a quick guide get you started with the ModelSim Altera simulator. ModelSim is only a functional verification tool so you will also have to use Quartus II to complete
Programmable Machines
Programmable Machines Silvina Hanono Wachman Computer Science & Artificial Intelligence Lab M.I.T. Quiz 1: next week Covers L1-L8 Oct 11, 7:30-9:30PM Walker memorial 50-340 L09-1 6.004 So Far Using Combinational
CS/EE 3710 Computer Architecture Lab Checkpoint #2 Datapath Infrastructure
CS/EE 3710 Computer Architecture Lab Checkpoint #2 Datapath Infrastructure Overview In order to complete the datapath for your insert-name-here machine, the register file and ALU that you designed in checkpoint
EE 4755 Digital Design Using Hardware Description Languages
EE 4755 Digital Design Using Hardware Description Languages Basic Information URL: http://www.ece.lsu.edu/v Offered by: David M. Koppelman, Room 3316R P. F. Taylor Hall 578-5482. koppel@ece.lsu.edu, http://www.ece.lsu.edu/koppel/koppel.html
LAB 5 Implementing an ALU
Goals To Do Design a practical ALU LAB 5 Implementing an ALU Learn how to extract performance numbers (area and speed) Draw a block level diagram of the MIPS 32-bit ALU, based on the description in the
FPGA Design Tutorial
ECE 554 Digital Engineering Laboratory FPGA Design Tutorial Version 5.0 Fall 2006 Updated Tutorial: Jake Adriaens Original Tutorial: Matt King, Surin Kittitornkun and Charles R. Kime Table of Contents
ECE 353 Lab 4. Verilog Review. Professor Daniel Holcomb UMass Amherst Fall 2017
ECE 353 Lab 4 Verilog Review Professor Daniel Holcomb UMass Amherst Fall 2017 What You Will Do In Lab 4 Design and implement a serial MIDI receiver Hardware in an Altera Complex Programmable Logic Device
CS2630: Computer Organization Project 2, part 1 Register file and ALU for MIPS processor Due July 25, 2017, 11:59pm
CS2630: Computer Organization Project 2, part 1 Register file and ALU for MIPS processor Due July 25, 2017, 11:59pm Goals for this assignment Apply knowledge of combinational logic and sequential logic
Programmable Machines
Programmable Machines Silvina Hanono Wachman Computer Science & Artificial Intelligence Lab M.I.T. Quiz 1: next week Covers L1-L8 Oct 11, 7:30-9:30PM Walker memorial 50-340 L09-1 6.004 So Far Using Combinational
Xilinx Schematic Entry Tutorial
Overview Xilinx Schematic Entry Tutorial Xilinx ISE Schematic Entry & Modelsim Simulation What is circuit simulation and why is it important? Complex designs, short design cycle Simultaneous system design
ECE 353 Lab 4. Verilog Review. Professor Daniel Holcomb With material by Professor Moritz and Kundu UMass Amherst Fall 2016
ECE 353 Lab 4 Verilog Review Professor Daniel Holcomb With material by Professor Moritz and Kundu UMass Amherst Fall 2016 Recall What You Will Do Design and implement a serial MIDI receiver Hardware in
Experiment VERI: FPGA Design with Verilog (Part 2) (webpage: /)
Department of Electrical & Electronic Engineering 2 nd Year Laboratory Experiment VERI: FPGA Design with Verilog (Part 2) (webpage: www.ee.ic.ac.uk/pcheung/teaching/e2_experiment /) 1.0 Learning Outcomes
ECE 473 Computer Architecture and Organization Project: Design of a Five Stage Pipelined MIPS-like Processor Project Team TWO Objectives
ECE 473 Computer Architecture and Organization Project: Design of a Five Stage Pipelined MIPS-like Processor Due: December 8, 2011 Instructor: Dr. Yifeng Zhu Project Team This is a team project. All teams
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Fall 2000 Original Lab By: J.Wawrzynek and N. Weaver Edited by B. Choi, R.
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro Instructors: Vladimir Stojanovic & Nicholas Weaver http://inst.eecs.berkeley.edu/~cs61c/sp16 1 Machine Interpretation
Assignment 01 Computer Architecture Lab ECSE
Assignment 01 Computer Architecture Lab ECSE 487-001 Date due: September 22, 2006, Trottier Assignment Box by 14:30 1 Introduction The purpose of this assignment is to re-familiarize the student with VHDL
CSE140L: Components and Design Techniques for Digital Systems Lab
CSE140L: Components and Design Techniques for Digital Systems Lab Tajana Simunic Rosing Source: Vahid, Katz, Culler 1 Announcements & Outline Lab 4 due; demo signup times listed on the cse140l site Check
CS 61C: Great Ideas in Computer Architecture. Lecture 11: Datapath. Bernhard Boser & Randy Katz
CS 61C: Great Ideas in Computer Architecture Lecture 11: Datapath Bernhard Boser & Randy Katz http://inst.eecs.berkeley.edu/~cs61c Agenda MIPS Datapath add instruction register transfer level circuit timing
Using Project Navigator
UNIVERSITY OF CALIFORNIA AT BERKELEY COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE Overview Xilinx Project Navigator is an Integrated Development Environment for digital
ECE 587 Hardware/Software Co-Design Lecture 11 Verification I
ECE 587 Hardware/Software Co-Design Spring 2018 1/23 ECE 587 Hardware/Software Co-Design Lecture 11 Verification I Professor Jia Wang Department of Electrical and Computer Engineering Illinois Institute
! ISP (circa 1977) - research project at CMU " Simulation, but no synthesis
Hardware Description Languages: Verilog! Verilog " Structural Models " (Combinational) Behavioral Models " Syntax " Examples Quick History of HDLs! ISP (circa 1977) - research project at CMU " Simulation,
CS352H: Computer Systems Architecture
CS352H: Computer Systems Architecture Lecture 4: Instruction Set Architectures III + MIPS ALU September 10, 2008 University of Texas at Austin CS352H - Computer Systems Architecture Fall 2009 Don Fussell
Verilog Synthesis and FSMs. UCB EECS150 Fall 2010 Lab Lecture #3
Verilog Synthesis and FSMs UCB EECS150 Fall 2010 Lab Lecture #3 Agenda Logic Synthesis Behavioral Verilog HDL Blocking vs. Non-Blocking Administrative Info Lab #3: The Combo Lock FSMs in Verilog HDL 2
Welcome to CS250 VLSI Systems Design
Image Courtesy: Intel Welcome to CS250 VLSI Systems Design 9/2/10 Yunsup Lee YUNSUP LEE Email: yunsup@cs.berkeley.edu Please add [CS250] in the subject Will try to get back in a day CS250 Newsgroup Post
Project BIOS Documentation EECS Fall 2012
Project BIOS Documentation EECS Fall 2012 TAs: Vincent Lee, Ian Juch, Albert Magyar Department of Electrical Engineering and Computer Sciences College of Engineering, University of California, Berkeley
CSE140L: Components and Design
CSE140L: Components and Design Techniques for Digital Systems Lab Tajana Simunic Rosing Source: Vahid, Katz, Culler 1 Grade distribution: 70% Labs 35% Lab 4 30% Lab 3 20% Lab 2 15% Lab 1 30% Final exam
University of California, Davis Department of Electrical and Computer Engineering. Lab 1: Implementing Combinational Logic in the MAX10 FPGA
1 University of California, Davis Department of Electrical and Computer Engineering EEC180B DIGITAL SYSTEMS II Winter Quarter 2018 Lab 1: Implementing Combinational Logic in the MAX10 FPGA Objective: This
Synthesizable Verilog
Synthesizable Verilog Courtesy of Dr. Edwards@Columbia, and Dr. Franzon@NCSU http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Design Methodology Structure and Function (Behavior) of a Design HDL
CS2630: Computer Organization Project 2, part 1 Register file and ALU for MIPS processor
CS2630: Computer Organization Project 2, part 1 Register file and ALU for MIPS processor Goals for this assignment Apply knowledge of combinational logic and sequential logic to build two major components
ECE/CS 552: Introduction to Computer Architecture ASSIGNMENT #3 Due Date: At the beginning of lecture, October 20 th, 2010
ECE/CS 552: Introduction to Computer Architecture ASSIGNMENT #3 Due Date: At the beginning of lecture, October 20 th, 2010 This homework is to be done individually. Total 4 Questions, 100 points 1. (20
Boolean Unit (The obvious way)
oolean Unit (The obvious way) It is simple to build up a oolean unit using primitive gates and a mux to select the function. Since there is no interconnection between bits, this unit can be simply replicated
Introduction. Overview. Top-level module. EE108a Lab 3: Bike light
Version 2.0 David Black-Schaffer Version 2.2 David Black-Schaffer Introduction In lab 3 you are going to get your first taste of sequential logic by building a system of finite state machines, timers,
VHDL for Synthesis. Course Description. Course Duration. Goals
VHDL for Synthesis Course Description This course provides all necessary theoretical and practical know how to write an efficient synthesizable HDL code through VHDL standard language. The course goes
structure syntax different levels of abstraction
This and the next lectures are about Verilog HDL, which, together with another language VHDL, are the most popular hardware languages used in industry. Verilog is only a tool; this course is about digital
Here is a list of lecture objectives. They are provided for you to reflect on what you are supposed to learn, rather than an introduction to this
This and the next lectures are about Verilog HDL, which, together with another language VHDL, are the most popular hardware languages used in industry. Verilog is only a tool; this course is about digital
Lecture Topics. Announcements. Today: Single-Cycle Processors (P&H ) Next: continued. Milestone #3 (due 2/9) Milestone #4 (due 2/23)
Lecture Topics Today: Single-Cycle Processors (P&H 4.1-4.4) Next: continued 1 Announcements Milestone #3 (due 2/9) Milestone #4 (due 2/23) Exam #1 (Wednesday, 2/15) 2 1 Exam #1 Wednesday, 2/15 (3:00-4:20
CS 61c: Great Ideas in Computer Architecture
MIPS Functions July 1, 2014 Review I RISC Design Principles Smaller is faster: 32 registers, fewer instructions Keep it simple: rigid syntax, fixed instruction length MIPS Registers: $s0-$s7,$t0-$t9, $0
EE 101 Homework 4 Redekopp Name: Due: See Blackboard
EE 101 Homework 4 Redekopp Name: Due: See Blackboard Score: In this homework we will use Xilinx to complete the indicated designs. Using Xilinx to perform this homework. Please download the Xilinx EE 101
ELEC 4200 Lab#0 Tutorial
1 ELEC 4200 Lab#0 Tutorial Objectives(1) In this Lab exercise, we will design and implement a 2-to-1 multiplexer (MUX), using Xilinx Vivado tools to create a VHDL model of the design, verify the model,
University of Hawaii EE 361L. Getting Started with Spartan 3E Digilent Basys2 Board. Lab 4.1
University of Hawaii EE 361L Getting Started with Spartan 3E Digilent Basys2 Board Lab 4.1 I. Test Basys2 Board Attach the Basys2 board to the PC or laptop with the USB connector. Make sure the blue jumper
EECS150 - Digital Design Lecture 10- CPU Microarchitecture. Processor Microarchitecture Introduction
EECS150 - Digital Design Lecture 10- CPU Microarchitecture Feb 18, 2010 John Wawrzynek Spring 2010 EECS150 - Lec10-cpu Page 1 Processor Microarchitecture Introduction Microarchitecture: how to implement
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science EECS 150 Spring 2002 Original Lab By: J.Wawrzynek and N. Weaver Later revisions by
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis
EECS150 - Digital Design Lecture 5 - Verilog Logic Synthesis Jan 31, 2012 John Wawrzynek Spring 2012 EECS150 - Lec05-verilog_synth Page 1 Outline Quick review of essentials of state elements Finite State
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro
CS 61C: Great Ideas in Computer Architecture Intro to Assembly Language, MIPS Intro 1 Levels of Representation/Interpretation Machine Interpretation High Level Language Program (e.g., C) Compiler Assembly
EE183 LAB TUTORIAL. Introduction. Projects. Design Entry
EE183 LAB TUTORIAL Introduction You will be using several CAD tools to implement your designs in EE183. The purpose of this lab tutorial is to introduce you to the tools that you will be using, Xilinx
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING. EEM Digital Systems II
ANADOLU UNIVERSITY DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EEM 334 - Digital Systems II LAB 1 - INTRODUCTION TO XILINX ISE SOFTWARE AND FPGA 1. PURPOSE In this lab, after you learn to use
Review of Last lecture. Review ALU Design. Designing a Multiplier Shifter Design Review. Booth s algorithm. Today s Outline
Today s Outline San Jose State University EE176-SJSU Computer Architecture and Organization Lecture 5 HDL, ALU, Shifter, Booth Algorithm Multiplier & Divider Instructor: Christopher H. Pham Review of Last
EECS 150 Fall 2012 Checkpoint 2: Cache Integration
Memory Arbiter Xilinx MIG EECS 150 Fall 2012 Checkpoint 2: Cache Integration Prof. John Wawrzynek TAs: Vincent Lee, Shaoyi Cheng Department of Electrical Engineering and Computer Sciences College of Engineering,
1. Choose a module that you wish to implement. The modules are described in Section 2.4.
Chapter 2 Lab 2 - Datapath 2.1 Overview During lab 2 you will complete the RTL code of the ALU and MAC datapaths of the DSP core and write a set of small test programs to verify your implementation. Most
CS 61C: Great Ideas in Computer Architecture. MIPS CPU Datapath, Control Introduction
CS 61C: Great Ideas in Computer Architecture MIPS CPU Datapath, Control Introduction Instructor: Alan Christopher 7/28/214 Summer 214 -- Lecture #2 1 Review of Last Lecture Critical path constrains clock
361 datapath.1. Computer Architecture EECS 361 Lecture 8: Designing a Single Cycle Datapath
361 datapath.1 Computer Architecture EECS 361 Lecture 8: Designing a Single Cycle Datapath Outline of Today s Lecture Introduction Where are we with respect to the BIG picture? Questions and Administrative
Applications Note. HDL Simulation FPGA Design Methodology. October 15, Revision 1.0
Applications Note HDL Simulation FPGA Design Methodology October 15, 1998 Revision 1.0 OVERVIEW... 3 MODEL TECHNOLOGY, EXEMPLAR & XILINX TOOLFLOW OVERVIEW... 3 SYNTHESIS PROCESS DESIGN FLOW... 4 EXAMPLE