description/ordering information

Size: px

Start display at page:

Download "description/ordering information"

Ada Oliver
5 years ago
Views:

1 SCES FERURY REVISED UGUST Control Inputs V IH /V IL Levels re Referenced to V CC Voltage V CC Isolation Feature If Either V CC Input Is at, oth Ports re in the High-Impedance State Overvoltage-Tolerant Inputs/Outputs llow Mixed-Voltage-Mode Data Communicatio Fully Configurable Dual-Rail Design llows Each Port to Operate Over the Full.-V to.-v Power-Supply Range I off Supports Partial-Power-Down Mode Operation I/Os re.-v Tolerant Latch-Up Performance Exceeds m Per JESD 78, Class II ESD Protection Exceeds JESD -V Human-ody Model (-) -V Machine Model (-) -V Charged-Device Model (C) description/ordering information This -bit noninverting bus traceiver uses two separate configurable power-supply rails. The SN7VCT is optimized to operate with V CC /V CC set at. V to. V. It is operational with V CC /V CC as low as. V. The port is designed to track V CC. V CC accepts any supply voltage from. V to. V. The port is designed to track V CC. V CC accepts any supply voltage from. V to. V. This allows for universal low-voltage bidirectional tralation between any of the.-v,.-v,.8-v,.-v, and.-v voltage nodes. The SN7VCT is designed for asynchronous communication between data buses. The device tramits data from the bus to the bus or from the bus to the bus, depending on the logic level at the direction-control (DIR) input. The output-enable () input can be used to disable the outputs so the buses are effectively isolated. The SN7VCT is designed so that the control pi (DIR, DIR,, and ) are supplied by V CC. ORDERING INFORMTION T C to 8 C PCKGE ORDERLE PRT NUMER TOP-SIDE MRKING TSSOP DGG Tape and reel SN7VCTDGGR VCT TVSOP DGV Tape and reel SN7VCTDGVR WF VFG GQL VFG ZQL (Pb-free) Tape and reel SN7VCTGQLR SN7VCTZQLR DGG OR DGV PCKGE (TOP VIEW) DIR V CC 7 8 V CC 7 8 DIR WF Package drawings, standard packing quantities, thermal data, symbolization, and PC design guidelines are available at V CC 7 8 V CC 7 8 Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright, Texas Itruments Incorporated POST OFFICE OX DLLS, TEXS 7

2 SCES FERURY REVISED UGUST description/ordering information (continued) This device is fully specified for partial-power-down applicatio using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The V CC isolation feature eures that if either V CC input is at, both ports are in the high-impedance state. To eure the high-impedance state during power up or power down, should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. C D E F G H J K GQL OR ZQL PCKGE (TOP VIEW) terminal assignments DIR NC NC NC NC C VCC VCC D E F G H VCC VCC J K DIR NC NC NC NC NC No internal connection FUNCTION TLE (each 8-bit section) INPUTS DIR OPERTION L L data to bus L H data to bus H X Isolation logic diagram (positive logic) DIR DIR 8 7 To Seven Other Channels To Seven Other Channels POST OFFICE OX DLLS, TEXS 7

3 SCES FERURY REVISED UGUST absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC and V CC V to. V Input voltage range, V I (see Note ): I/O ports ( port) V to. V I/O ports ( port) V to. V Control inputs V to. V Voltage range applied to any output in the high-impedance or power-off state, V O (see Note ): port V to. V port V to. V Voltage range applied to any output in the high or low state, V O (see Notes and ): port V to V CC +. V port V to V CC +. V Input clamp current, I IK (V I < ) m Output clamp current, I OK (V O < ) m Continuous output current, I O ± m Continuous current through each V CC, V CC, and ± m Package thermal impedance, θ J (see Note ): DGG package C/W DGV package C/W GQL/ZQL package C/W Storage temperature range, T stg C to C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTES:. The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.. The output positive-voltage rating may be exceeded up to. V maximum if the output current rating is observed.. The package thermal impedance is calculated in accordance with JESD -7. POST OFFICE OX DLLS, TEXS 7

4 SCES FERURY REVISED UGUST recommended operating conditio (see Notes through ) VCCI VCCO MIN MX UNIT VCC Supply voltage.. V VCC Supply voltage.. V High-level input Data inputs VIH voltage (see Note 7) Low-level input Data inputs VIL voltage (see Note 7) VIH VIL High-level input voltage Low-level input voltage. V to.9 V VCCI..9 V to.7 V. V.7 V to. V. V to.9 V VCCI..9 V to.7 V.7 V.7 V to. V.8 DIR. V to.9 V VCC. (referenced to VCC).9 V to.7 V. V (see Note 8).7 V to. V DIR. V to.9 V VCC. (referenced to VCC).9 V to.7 V.7 V (see Note 8).7 V to. V.8 VI Input voltage. V VO Output voltage ctive state VCCO -state.. V. V to. V IOH High-level output current. V to.9 V 8 m. V to.7 V 9 V to. V. V. V to. V IOL Low-level output current. V to.9 V 8 m. V to.7 V 9 V to. V t/ v Input traition rise or fall rate /V T Operating free-air temperature 8 C NOTES:. VCCI is the VCC associated with the data input port.. VCCO is the VCC associated with the output port.. ll unused data inputs of the device must be held at VCCI or to eure proper device operation. Refer to the TI application report, Implicatio of Slow or Floating CMOS Inputs, literature number SC. 7. For VCCI values not specified in the data sheet, VIH min = VCCI.7 V, VIL max = VCCI. V. 8. For VCCI values not specified in the data sheet, VIH min = VCC.7 V, VIL max = VCC. V. V POST OFFICE OX DLLS, TEXS 7

5 SCES FERURY REVISED UGUST electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Notes 9 and ) PRMETER TEST CONDITIONS VCC VCC VOH VOL II Ioff IOZ ICC ICC Control inputs or port or port or port ICC ICC Ci Cio Control inputs or port T = C C TO 8 C MIN TYP MX MIN MX IOH = µ. V to. V. V to. V VCCO. V IOH = m. V. V.9 IOH = m IOH = 8 m VI = VIH. V. V.. V. V. IOH = 9 m. V. V.7 IOH = m V V. IOL = µ. V to. V. V to. V. IOL = m. V. V. IOL = m IOL = 8 m VI = VIL. V. V.. V. V. IOL = 9 m. V. V. IOL = m V V.7 VI = VCC or. V to. V. V to. V ±. ±. ± µ VI or VO = to. V VO = VCCO or, VI = VCCI or, VI = VCCI or, VI = VCCI or, VI = VCCI or, V to. V ±. ±. ± to. V V ±. ±. ± = VIH. V. V ±. ±. ± µ. V to. V. V to. V UNIT IO = V. V µ. V V. V to. V. V to. V IO = V. V µ. V V IO =. V to. V. V to. V µ VI =. V or. V. V. pf VO =. V or. V. V 7 pf For I/O ports, the parameter IOZ includes the input leakage current. NOTES: 9. VCCO is the VCC associated with the output port.. VCCI is the VCC associated with the input port. V V µ POST OFFICE OX DLLS, TEXS 7

6 SCES FERURY REVISED UGUST switching characteristics over recommended operating free-air temperature range, V CC =. V (see Figure ) PRMETER FROM TO VCC =. V VCC =. V VCC =.8 V VCC =. V VCC =. V (INPUT) (OUTPUT) TYP TYP TYP TYP TYP UNIT switching characteristics over recommended operating free-air temperature range, V CC =. V ±. V (see Figure ) PRMETER FROM (INPUT) TO (OUTPUT) VCC =. V V CC =. V VCC =.8 V VCC =. V VCC =. V ±. V ±. V ±. V ±. V UNIT TYP MIN MX MIN MX MIN MX MIN MX POST OFFICE OX DLLS, TEXS 7

7 SCES FERURY REVISED UGUST switching characteristics over recommended operating free-air temperature range, V CC =.8 V ±. V (see Figure ) PRMETER FROM (INPUT) TO (OUTPUT) VCC =. V V CC =. V VCC =.8 V VCC =. V VCC =. V ±. V ±. V ±. V ±. V UNIT TYP MIN MX MIN MX MIN MX MIN MX switching characteristics over recommended operating free-air temperature range, V CC =. V ±. V (see Figure ) PRMETER FROM (INPUT) TO (OUTPUT) VCC =. V V CC =. V VCC =.8 V VCC =. V VCC =. V ±. V ±. V ±. V ±. V UNIT TYP MIN MX MIN MX MIN MX MIN MX POST OFFICE OX DLLS, TEXS 7 7

8 SCES FERURY REVISED UGUST switching characteristics over recommended operating free-air temperature range, V CC =. V ±. V (see Figure ) PRMETER FROM (INPUT) TO (OUTPUT) VCC =. V V CC =. V VCC =.8 V VCC =. V VCC =. V ±. V ±. V ±. V ±. V UNIT TYP MIN MX MIN MX MIN MX MIN MX operating characteristics, T = C Cpd Cpd PRMETER to to to to Outputs enabled TEST CONDITIONS VCC = VCC =. V VCC = VCC =. V VCC = VCC =.8 V VCC = VCC =. V VCC = VCC =. V TYP TYP TYP TYP TYP Outputs disabled CL =, f = MHz, Outputs tr = tf = enabled Outputs disabled Outputs enabled Outputs disabled CL L =, f = MHz, Outputs tr = tf = enabled Outputs disabled Power-dissipation capacitance per traceiver UNIT pf pf 8 POST OFFICE OX DLLS, TEXS 7

9 power-up coideratio SCES FERURY REVISED UGUST proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillatio, or other anomalies. To guard agait such power-up problems, take the following precautio:. Connect ground before any supply voltage is applied.. Power up V CC.. V CC can be ramped up along with or after V CC. typical total static power coumption (I CC + I CC ) Table VCC VCC V. V. V.8 V. V. V V <. <. <. <. <.. V <. < < < <. V <. < < < <.8 V <. < < < < <. V <. < < < <. V <. < < < < UNIT µ POST OFFICE OX DLLS, TEXS 7 9

10 SCES FERURY REVISED UGUST TYPICL CHRCTERISTICS T = C VCC =. V T = C VCC =. V Propagation Delay VCC=. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Propagation Delay VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Figure Figure Propagation Delay T = C VCC =. V VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Figure Figure Propagation Delay T = C VCC =. V VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V POST OFFICE OX DLLS, TEXS 7

11 SCES FERURY REVISED UGUST TYPICL CHRCTERISTICS Propagation Delay T = C VCC =.8 V VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Propagation Delay T = C VCC =.8 V VCC=. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Figure Figure Propagation Delay T = C VCC =. V VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Propagation Delay T = C VCC =. V Figure 7 Figure 8 VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V POST OFFICE OX DLLS, TEXS 7

12 SCES FERURY REVISED UGUST TYPICL CHRCTERISTICS Propagation Delay T = C VCC =. V VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V Figure 9 Figure Propagation Delay T = C VCC =. V VCC =. V + VCC =. V VCC =.8 V VCC =. V VCC =. V POST OFFICE OX DLLS, TEXS 7

13 SCES FERURY REVISED UGUST PRMETER MESUREMENT INFORMTION From Output Under Test CL (see Note ) RL RL S VCCO Open TEST tpd / / S Open VCCO LOD CIRCUIT tw VCCI Input VCCI/ VCCI/ VCCO. V. V ±. V.8 V ±. V. V ±. V. V ±. V CL pf pf pf pf pf RL kω kω kω kω kω VTP. V. V. V. V. V Output Control (low-level enabling) VOLTGE WVEFORMS PULSE DURTION VCC/ VCC/ V VCC V Input Output VCCI/ VCCO/ VCCI/ VCCI V VOH VCCO/ VOL Output Waveform S at VCCO (see Note ) Output Waveform S at (see Note ) VCCO/ VCCO/ VOL + VTP VOH VTP VCCO VOL VOH V VOLTGE WVEFORMS PROPGTION DELY TIMES VOLTGE WVEFORMS ENLE ND DISLE TIMES NOTES:. CL includes probe and jig capacitance.. Waveform is for an output with internal conditio such that the output is low, except when disabled by the output control. Waveform is for an output with internal conditio such that the output is high, except when disabled by the output control. C. ll input pulses are supplied by generators having the following characteristics: PRR MHz, ZO = Ω, dv/dt V/, dv/dt V/. D. The outputs are measured one at a time, with one traition per measurement. E. and are the same as tdis. F. and are the same as ten. G. and are the same as tpd. H. VCCI is the VCC associated with the input port. I. VCCO is the VCC associated with the output port. Figure. Load Circuit and Voltage Waveforms POST OFFICE OX DLLS, TEXS 7

15 MECHNICL DT MPDSC FERURY 99 REVISED UGUST DGV (R-PDSO-G**) PINS SHOWN PLSTIC SMLL-OUTLINE,,,,7 M, NOM,,,, Gage Plane 8,,7,, MX,, Seating Plane,8 DIM PINS ** 8 8 MX,7,7,, 7,9 9,8, MIN,,,9,9 7,7 9,, 7/E 8/ NOTES:. ll linear dimeio are in millimeters.. This drawing is subject to change without notice. C. ody dimeio do not include mold flash or protrusion, not to exceed, per side. D. Falls within JEDEC: /8 Pi MO- /// Pi MO-9 POST OFFICE OX DLLS, TEXS 7

17 MECHNICL DT MTSSD JNURY 99 REVISED JNURY 998 DGG (R-PDSO-G**) 8 PINS SHOWN PLSTIC SMLL-OUTLINE PCKGE,,7,7,8 M 8, 8,, 7,9, NOM Gage Plane 8,,7,, MX,, Seating Plane, DIM PINS ** 8 MX,, 7, MIN,,9,9 78/ F /97 NOTES:. ll linear dimeio are in millimeters.. This drawing is subject to change without notice. C. ody dimeio do not include mold protrusion not to exceed,. D. Falls within JEDEC MO- POST OFFICE OX DLLS, TEXS 7

18 IMPORTNT NOTICE Texas Itruments Incorporated and its subsidiaries (TI) reserve the right to make correctio, modificatio, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. ll products are sold subject to TI s terms and conditio of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applicatio assistance or customer product design. Customers are respoible for their products and applicatio using TI components. To minimize the risks associated with customer products and applicatio, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any licee, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not cotitute a licee from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a licee from a third party under the patents or other intellectual property of the third party, or a licee from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditio, limitatio, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not respoible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not respoible or liable for any such statements. Following are URLs where you can obtain information on other Texas Itruments products and application solutio: Products pplicatio mplifiers amplifier.ti.com udio Data Converters dataconverter.ti.com utomotive DSP dsp.ti.com roadband Interface interface.ti.com Digital Control Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security Telephony Video & Imaging Wireless Mailing ddress: Texas Itruments Post Office ox Dallas, Texas 7 Copyright, Texas Itruments Incorporated

SN54LVTH162245, SN74LVTH V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54LVTH162245, SN74LVTH V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS Members of the Texas Instruments Widebus Family -Port Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors re Required Support Mixed-Mode Signal Operation (5-V Input and Output Voltages