NETWORKS-ON-CHIP (NoC) plays an important role in

Size: px
Start display at page:

Download "NETWORKS-ON-CHIP (NoC) plays an important role in"

Transcription

1 3736 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 30, NO. 23, DECEMBER 1, 2012 A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip Rui Min, Ruiqiang Ji, Qiaoshan Chen, Lei Zhang, Member, IEEE, Member, OSA, and LinYang, Member, IEEE Abstract We propose a universal method for constructing N-port nonblocking optical routers based on microring resonators. The topologies for five-, six-, seven-, and eight-port nonblocking optical routers are presented. As a case study, we compare the five-port optical router constructed by our method with the previously reported ones. The simulation results show that the mesh photonic network constructed by the proposed five-port optical routers has low insertion loss and high optical signal-to-noise ratio. Moreover, high-radix optical routers can be easily constructed by the proposed method, which can support more complicated and efficient network. Index Terms Silicon photonics, optical router, microring, networks-on-chip. Fig. 1. (a) Four-port and (b) five-port reported nonblocking optical routers. I. INTRODUCTION NETWORKS-ON-CHIP (NoC) plays an important role in the intrachip multiprocessor-core interconnection. However, as the number of the processor core and the local clock frequency increase in the chip multiprocessor (CMP), larger communication bandwidth of the NoC is required to realize the communication among the processor cores. With the increasingly required communication bandwidth, power consumption and transmission latency are becoming the bottleneck of the traditional electronic NoC. Photonic NoC, which has larger communication bandwidth, lower transmission latency, and lower power consumption, has been proposed recently [1] [4], aiming at addressing the problems that the traditional metallic interconnection encounters. High-performance devices required for photonic NoC have been reported, such as Ge waveguide-integrated avalanche photodiode [5], silicon-based CMOS compatible high-speed modulator [6], compact silicon comb switch [7], making photonic NoC a feasible scheme for future intrachip interconnect for the CMP. The topology of photonic NoC is diverse, such as torus [1], fat tree [8], mesh, c-mesh, and clos [9]. Optical router is a key Manuscript received July 23, 2012; revised September 23, 2012, October 27, 2012; accepted October 30, Date of publication November 15, 2012; date of current version December 11, This work was supported by the National Natural Science Foundation of China under Grant , and by the National High Technology Research and Development Program of China under Grant 2009AA03Z416. The authors are with the State Key Laboratory on Integrated Optoelectronics, Institute of Semiconductors, Chinese Academy of Sciences, Beijing , China ( minrui@semi.ac.cn; jiruiqiang@semi.ac.cn; chenqs@semi.ac.cn; zhanglei@semi.ac.cn; oip@semi.ac.cn). Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /JLT component for these photonic NoCs. Several nonblocking optical routers have been reported, including four-port and fiveport optical routers [10] [15] (see Fig. 1). Some optical routers are based on microring resonators (MRR) [10], [12] [15], and others are based on Mach Zehnder interferometer [11]. However, none of them is scalable. Only four- and five-port optical routers are far from enough to construct all photonic NoCs. High-radix nonblocking optical routers have potential applications in the future intrachip optical interconnections, such as c-mesh and clos network. Here, we propose a universal method for constructing N-port nonblocking optical router and presents the comparison of the five-port optical router constructed by this method with the reported ones. This paper is organized as follows. In Section II, we explain how to construct N-port nonblocking optical router. In Section III, we compare the five-port nonblocking optical router constructed by our method with the reported ones. In Section IV, we make some conclusions on the universal constructing method. II. CONSTRUCTING N-PORT NONBLOCKING OPTICAL ROUTER Fig. 2 illustrates a 4 4 mesh photonic network and a fiveport nonblocking optical router. The five-port optical router has five ports which are Center, North, East, South,andWest ports. The Center port is connected to the processor core. Each port is a bidirectional port containing an input and an output. Light injected into the input of one port can be guided to the output of any other ports. For example, light injected into the input of the West port can be guided to any output of the Center, North, East, and South ports, by shifting the resonance wavelengths of the MRRs. However, light is not required to be guided to the output of the West port. Suppose that light is injected into the input of /$ IEEE

2 MIN et al.: UNIVERSAL METHOD FOR CONSTRUCTING N-PORT 3737 Fig. 4. Structure of one bus waveguide whose drop points lie before add points. Fig. 2. Mesh network and a five-port nonblocking optical router. Fig. 3. Simple demonstration of a blocking four-port optical router; (a) routing normally; (b) blocking occurs, the red and green links hit at the red waveguide zone. the North port and guided to the output of the South port; this physical link would never block the possible links between the remaining inputs and outputs. Mesh NoC requires the five-port nonblocking optical routers, whereas other NoCs may demand for high-radix nonblocking optical routers. However, the properties described previously are similar except that higher radix optical router has more ports. We can conclude that N-port nonblocking optical router must satisfy the following properties. 1) Light injected into the input of any port can be guided to the output of any other ports. 2) Light injected into the input of any port should not be guided to the output of the same port (named no U turn). 3) Any physical link between an input and an output would never block the possible links between the remaining inputs and outputs. In order to explore the universal method for constructing N-port nonblocking optical router, we first consider a simple four-port optical router with two pairs of orthogonal straight waveguides and eight MRRs, as shown in Fig. 3. The optical router works at single wavelength and all MRRs have the same resonant wavelength. It is notable that light injected into each input of the four ports can be guided to the outputs of the other three ports and no U turn exists. The optical router can normally route in some cases [see Fig. 3(a)]. However, blocking happens in other cases [see Fig. 3(b)]. In Fig. 3(b), light injected into the input of the West port is expected to be directed to the output of the South port through R4, and the signal from the input of the North port is directed to the output of the West port through R6 at the same time, which means that R4 and R6 are simultaneously resonant at the same wavelength. Then, light from the input of the West port will be downloaded to the output of the West port rather than the output of the South port. The similar case happens to the light injected into the input of the North port, which is supposed to be guided to the output of the West port, and is actually downloaded to the output of the East port by R4. MRRs coupled with waveguide crossings are arranged along the bus waveguide (black line), which has an input port and an output port (see Fig. 4). Light injected into the input port of the bus waveguide can be downloaded to other waveguides through the MRRs at the drop points. Light from other waveguides can be uploaded to the bus waveguide through the MRRs at the add points. Blocking only occurs when a drop point lies behind an add point. In Fig. 3(b), if we choose the waveguide connecting the input of North port and output of South port as a bus waveguide, then R4 and the crossing form an add point, and R6 and the crossing form a drop point. Moreover, the drop point lies behind the add point, so the blocking happens. If we rearrange the add points and drop points along the bus waveguide, a nonblocking optical router can be achieved. In Fig. 4, all the drop points are arranged before the add points. When light is injected into the input port, it either goes through the waveguide and reaches the output port, or is downloaded by one of the drop points. When the transmission path of light is determined, only one MRR at the specific drop point is resonant at most, so the drop points will not interrupt with each other. The similar situation happens to the add points when light is uploaded to the bus waveguide. For an N-port nonblocking optical router, light injected into the input of one port must be able to be guided to any output of the remaining ( ) ports. Therefore, there must be ( ) optical links for an input. As shown in Fig. 4, one optical link is established by bus waveguide directly, and the left ( ) optical links are established by the ( )droppoints.asan N-port nonblocking optical router has N inputs and N outputs, N bus waveguides as shown in Fig. 4 are required to construct an N-port nonblocking optical router. Different arrangement of the N waveguides in 2-D plane makes the performance of the optical router different, which includes average insertion loss and crosstalk per optical link. Here, we propose an arrangement, in which the drop points and the add points are implemented by MRRs coupled with waveguide crossings. Fig. 5 shows the connections between the add points and the drop points.ifwenamethe th drop point and the th add point

3 3738 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 30, NO. 23, DECEMBER 1, 2012 Fig. 5. Connections between the add points and the drop points of N-port nonblocking optical router. in th waveguide and, respectively, is connected to %. The operator % means modulo operation. The connections in Fig. 5 seem to be complicated. Fortunately, an MRR coupled with a waveguide crossing is a drop point to one waveguide of the crossing, while it is a add point to the other waveguide of the crossing. So a connection between an add point and a drop point is actually a waveguide crossing and an MRR. So the practical topology of the N-port nonblocking optical router constructed by our method is much simpler than that shown in Fig. 5. Fig. 6 shows the topologies of the nonblocking five-, six-, seven-, and eight-port optical routers constructed with the above method. We concentrate on the blue waveguide, in which the green MRRs belong to the drop points and the yellow MRRs belong to the add points. It satisfies the aforementioned rules. Because all the constructed optical routers are centrally symmetric, each waveguide in the optical routers satisfies the rules mentioned above. There are totally crossings, microrings, and N waveguides for the N-port nonblocking optical router. For each optical link, only one MRR is resonant at most, which can reduce the power consumption of the optical router, and the details can be found in Table I. III. CASE STUDY Insertion loss and crosstalk are two critical figures of merit for an optical router, which determine the feasibility and scalability of the NoC, as well as the power consumption of E/O interface to generate and detect the optical signal. Both waveguide crossings and MRRs coupled with waveguides can introduce insertion loss and crosstalk to the optical router. More details have been analyzed in [16] and [17]. The insertion loss of the waveguide crossing is about 0.2 db, and the MRR pass loss is 0.5 db. Waveguide also has propagation loss, which is mainly due to the roughness of the sidewall (about 1.5 db/cm) and is related to the footprint of the optical router. We only concerns about the topology of the optical router and do not consider this kind of loss. The crosstalk of the waveguide crossing is db and the crosstalk introduced by the resonant MRR is db. We compare the five-port optical router constructed with our method with the previously reported ones (see Fig. 7), including

4 MIN et al.: UNIVERSAL METHOD FOR CONSTRUCTING N-PORT 3739 Fig. 6. N-port nonblocking optical routers. (a),(b),(c),and(d). TABLE I MERITSOFTHECONSTRUCTED N-PORT NONBLOCKING OPTICAL ROUTER Ji s router [13], Cygnus router [14], and Poon s router [15]. We analyze the performance of different optical routers in a photonic mesh network. To construct a mesh network, 3840 MRRs are required for our optical router, 4096 MRRs are required for Ji s router and Cygnus router, and 5120 MRRs are required for Poon s router. Less MRRs means smaller footprint, lower propagation loss, and lower power consumption. Therefore, our optical router has the smallest footprint, lowest propagation loss, and power consumption. Our simulation is based on, an object-oriented modular discrete event network simulation framework. First, we model all kinds of devices used in the photonic network. Then, we configure the topology of the photonic mesh network using NED language. Finally, we record the insertion loss and crosstalk of each link established during the simulation. Note that the worst insertion loss and optical signal to noise ratio (OSNR) determine the lowest requirements of the photonic network on the optical devices. And average insertion loss and OSNR can give the average requirements of the photonic network on the optical devices, which is also important. We analyze both the worst and average insertion losses and OSNRs of the mesh networks constructed by different optical routers. Fig. 7. Four five-port nonblocking optical routers. Green arrows show the ports connected to the processor cores. (a) Poon s router, (b) Ji s router, (c) Cygnus router, and (d) our router (we redraw the waveguide bend to right angle). As shown in Fig. 8, the Mesh networks constructed by our router and Cygnus router have the smallest average insertion loss of about 14.5 db. The Mesh network constructed by Poon s router has the largest average insertion loss of about 22 db. OSNR decides the reliability of the communication between two processor cores. Higher OSNR means higher reliability between two processor cores, which can reduce the cost of error correction and retransmission. Our router gains the largest average OSNR of about 16 db. Poon s router gets

5 3740 JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 30, NO. 23, DECEMBER 1, 2012 distribution, and their distribution are a little narrower than Ji s router. Overall, our nonblocking five-port optical router is comparable with Cygnus and both of them behave better than Ji s router and Poon s router in a Mesh network. Fig. 8. Simulation results of different optical routers in a mesh network. (a) Average insertion loss and (b) average OSNR. Fig. 9. Simulation results of different optical routers in a mesh network. (a) Maximum insertion loss and (b) worst OSNR. IV. CONCLUSION In summary, by analyzing the properties of the N-port nonblocking optical router, we get some rules for constructing an N-port nonblocking optical router and propose a universal method for constructing an N-port nonblocking optical router based on MRR. The cases for and 8 are presented. As a case study, we compare the five-port nonblocking optical router constructed by the proposed universal method with the reported ones. Our five-port nonblocking optical router has fewer MRRs, fewer waveguides, and fewer average crossings per link, which means lower crosstalk, lower insertion loss, and lower power consumption. Further simulation shows that the mesh network constructed by our optical router has the smallest average insertion loss and the largest worst case OSNR. Moreover, high-radix nonblocking optical routers can be constructed by our method easily, which can support more complicated and efficient network such as c-mesh and clos network. Fig. 10. Insertion loss distributions of the mesh networks constructed by different optical routers. the smallest average OSNR of about 12.8 db. The OSNRs of Cygnus router and Ji s router are 15 and 13 db, respectively. Fig. 9 shows the worst case insertion loss and OSNR of each optical router. The mesh network constructed by Cygnus router has the smallest maximum insertion loss of about 37 db. The maximum insertion loss of mesh network constructed by our router is about 38.5 db, which is slightly larger than Cygnus router. The smallest OSNR is about db for our router, db for Poon s router, db for Cygnus router, and db for Ji s router. Since the maximum insertion loss is quite large and the worst OSNR is quite small (see Fig. 9), the mesh network constructed by these routers possibly cannot work normally. However, using these two figures of merit to evaluate the optical routers is still acceptable. The distribution of the insertion loss is another significant figure of merit. As shown in Fig. 10, Poon s router has the widest distribution, Cygnus router and our router almost have the same REFERENCES [1] A. Shacham, K. Bergman, and L. P. Carloni, Photonic networks-on-chip for future generations of chip multiprocessors, IEEE Trans. Comput., vol. 57, no. 9, pp , Sep [2] M.K.Hung,Y.Yaoyao,W.Xiaowen,Z.Wei,L.Weichen,andX. Jiang, A hierarchical hybrid optical-electronic network-on-chip, in Proc. IEEE Comput. Soc. Annu. Symp., 2010, pp [3] D. A. B. Miller, Device requirements for optical interconnects to silicon chips, Proc. IEEE, vol. 97, no. 7, pp , Jul [4] B. G. Lee, A. Biberman, J. Chan, and K. Bergman, High-performance modulators and switches for silicon photonic networks-on-chip, IEEE J. Sel. Topics Quantum Electron., vol. 16, no. 1, pp. 6 22, Jan./Feb [5] S.Assefa,F.N.A.Xia,andY.A.Vlasov, Reinventinggermanium avalanche photodetector for nanophotonic on-chip optical interconnects, Nature, vol. 464, no. 7285, pp , [6] J. Ding, H. Chen, L. Yang, L. Zhang, R. Ji, Y. Tian, W. Zhu, Y. Lu, P. Zhou, and R. Min, Low-voltage, high-extinction-ratio, Mach-Zehnder silicon optical modulator for CMOS-compatible integration, Opt. Exp., vol. 20, no. 3, pp , [7] P. Dong, S. F. Preble, and M. Lipson, All-optical compact silicon comb switch, Opt. Exp., vol. 15, no. 15, pp , [8] H. X. Gu, J. Xu, and W. Zhang, A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip, in Proc. Design, Autom. Test Eur. Conf. Exhib., 2009, pp [9] A. Joshi, C. Batten, Y. J. Kwon, S. Beamer, I. Shamim, K. Asanovic, and V. Stojanovic, Silicon-photonic clos networks for global on-chip communication, in Proc. 3rd ACM/IEEE Int. Symp. Netw.-on-Chip, 2009, pp [10] N. Sherwood-Droz, H. Wang, L. Chen, B. G. Lee, A. Biberman, K. Bergman, and M. Lipson, Optical 4 4 hitless silicon router for optical networks-on-chip (NoC), Opt. Exp., vol. 16, no. 20, pp , [11] M.Yang,W.M.J.Green,S.Assefa,J.VanCampenhout,B.G.Lee, C.V.Jahnes,F.E.Doany,C.L.Schow,J.A.Kash,andY.A.Vlasov, Non-blocking 4 4 electro-optic silicon switch for on-chip photonic networks, Opt. Exp., vol. 19, no. 1, pp , [12] R.Ji,L.Yang,L.Zhang,Y.Tian,J.Ding,H.Chen,Y.Lu,P.Zhou,and W. Zhu, Microring-resonator-based four-port optical router for photonic networks-on-chip, Opt. Exp., vol. 19, no. 20, pp , [13] R. Ji, L. Yang, L. Zhang, Y. Tian, J. Ding, H. Chen, Y. Lu, P. Zhou, and W. Zhu, Five-port optical router for photonic networks-on-chip, Opt. Exp., vol. 19, no. 21, pp , 2011.

6 MIN et al.: UNIVERSAL METHOD FOR CONSTRUCTING N-PORT 3741 [14] H. X. Gu, K. H. Mo, J. Xu, and W. Zhang, A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-onchip, in Proc. IEEE Comput. Soc. Annu. Symp., 2009, pp [15] A. W. Poon, X. Luo, F. Xu, and H. Chen, Cascaded microresonatorbased matrix switch for silicon on-chip optical interconnection, Proc. IEEE, vol. 97, no. 7, pp , Jul [16] A. Bianco, D. Cuda, R. Gaudino, G. Gavilanes, F. Neri, and M. Petracca, Scalability of optical interconnects based on microring resonators, IEEE Photon. Technol. Lett., vol. 22, no. 15, pp , Aug [17] J. Chan, A. Biberman, B. G. Lee, and K. Bergman, Insertion loss analysis in a photonic interconnection network for on-chip and off-chip communications, in Proc. Annu. Meet. IEEE Lasers Electro-Opt. Soc., 2008, pp Rui Min was born in He received the B.S. degree in solid-state electronics from the Huazhong University of Science and Technology, Wuhan, China, in He is currently working toward the M.S. degree in microelectronics and solid-state electronics at the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China. His research interest is silicon-based photonic devices for optical interconnect, such as optical routers and modulators. Ruiqiang Ji was born in He received the B.S. degree in optical information science and technology from the Beijing University of Posts and Telecommunications, Beijing, China, in He is currently working toward the Ph.D. degree in microelectronics and solid-state electronics at the Institute of Semiconductors, Chinese Academy of Sciences, Beijing. His research interest is include modeling, design, and characterization of nanophotonic components, and especially based on submicrometer silicon waveguides in silicon-on-insulator platform. Qiaoshan Chen was born in She received the B.S. degree in solid-state electronics from Nankai University, Tianjin, China, in She is currently working toward the M.S. degree in microelectronics and solid-state electronics at the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China. Her research interest includes on-chip photonic networks-on-chip and optical routers. Lei Zhang (S 08 M 11) received the B.S. degree from the Beijing University of Posts and Telecommunications, Beijing, China, in 2006, and the Ph.D. degree in microelectronics and solid-state electronics from Institute of Semiconductors, Chinese Academy of Sciences, Beijing, in He is currently an Assistant Professor with the State Key Laboratory on Integrated Optoelectronics, Institute of Semiconductors, Chinese Academy of Sciences. He is the author or coauthor of more than 20 journal papers. His research interests include silicon photonics, microwave photonics, on-chip optical interconnect, and information processing. Dr. Zhang is a member of the IEEE Photonics Society, the IEEE Communications Society, and the Optical Society of America. Lin Yang (M 11) received the Ph.D. degree in microelectronics and solid-state electronics from the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China, in From 2003 to 2007, he was a Postdoctoral Fellow of Research Center for Integrated Quantum Electronics, Hokkaido University, Sapporo, Japan. He is currently a Professor in State Key Laboratory on Integrated Optoelectronics, Institute of Semiconductors, Chinese Academy of Sciences, Beijing. He is the author or coauthor of more than 50 refereed scientific journal papers. His current research interests include silicon-based photonic devices for optical interconnect, optical computing, and optical communication.

Journal of Advances in Computer Research Quarterly pissn: 2345-606x eissn: 2345-6078 Sari Branch, Islamic Azad University, Sari, I.R.Iran (Vol. 7, No. 3, August 2016), Pages: 47-53 www.jacr.iausari.ac.ir

More information

Hybrid On-chip Data Networks. Gilbert Hendry Keren Bergman. Lightwave Research Lab. Columbia University

Hybrid On-chip Data Networks. Gilbert Hendry Keren Bergman. Lightwave Research Lab. Columbia University Hybrid On-chip Data Networks Gilbert Hendry Keren Bergman Lightwave Research Lab Columbia University Chip-Scale Interconnection Networks Chip multi-processors create need for high performance interconnects

More information

Holistic Comparison of Optical Routers for Chip Multiprocessors

Holistic Comparison of Optical Routers for Chip Multiprocessors Holistic Comparison of Optical Routers for Chip Multiprocessors (Invited Paper) Yaoyao Ye 1,XiaowenWu 2,JiangXu 3, Wei Zhang 4, Mahdi Nikdast 5,XuanWang 6 Department of Electronic and Computer Engineering,

More information

Loss-Aware Router Design Approach for Dimension- Ordered Routing Algorithms in Photonic Networks-on-Chip

Loss-Aware Router Design Approach for Dimension- Ordered Routing Algorithms in Photonic Networks-on-Chip www.ijcsi.org 337 Loss-Aware Router Design Approach for Dimension- Ordered Routing Algorithms in Photonic Networks-on-Chip Mehdi Hatamirad 1, Akram Reza 2, Hesam Shabani 3, Behrad Niazmand 4 and Midia

More information

Mode-Division-Multiplexed Photonic Router for High Performance Network-on-Chip

Mode-Division-Multiplexed Photonic Router for High Performance Network-on-Chip 2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems Mode-Division-Multiplexed Photonic for High Performance

More information

1 Introduction. Research article

1 Introduction. Research article Nanophotonics 018; aop Research article Hao Jia a, Ting Zhou a, Xin Fu, Jianfeng Ding, Lei Zhang and Lin Yang* Integrated five-port non-blocking optical router based on mode-selective property https://doi.org/10.1515/nanoph-018-0010

More information

Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects

Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects I. Artundo, W. Heirman, C. Debaes, M. Loperena, J. Van Campenhout, H. Thienpont New York, August 27th 2009 Iñigo Artundo,

More information

WITH the development of the semiconductor technology,

WITH the development of the semiconductor technology, Dual-Link Hierarchical Cluster-Based Interconnect Architecture for 3D Network on Chip Guang Sun, Yong Li, Yuanyuan Zhang, Shijun Lin, Li Su, Depeng Jin and Lieguang zeng Abstract Network on Chip (NoC)

More information

Low Polling Time TDM ONoC With Direction-Based Wavelength Assignment

Low Polling Time TDM ONoC With Direction-Based Wavelength Assignment Zhang et al. VOL. 9, NO. 6/JUNE 2017/J. OPT. COMMUN. NETW. 479 Low Polling Time TDM ONoC With Direction-Based Wavelength Assignment Bowen Zhang, Huaxi Gu, Kun Wang, Yintang Yang, and Wei Tan Abstract Optical

More information

A 2-Layer Laser Multiplexed Photonic Network-on-Chip

A 2-Layer Laser Multiplexed Photonic Network-on-Chip A 2-Layer Laser Multiplexed Photonic Network-on-Chip Dharanidhar Dang Email: d.dharanidhar@tamu.edu Biplab Patra Email: biplab7777@tamu.edu Rabi Mahapatra Email: rabi@tamu.edu Abstract In Recent times

More information

Low-Power Low-Latency Optical Network Architecture for Memory Access Communication

Low-Power Low-Latency Optical Network Architecture for Memory Access Communication Wang et al. VOL. 8, NO. 10/OCTOBER 2016/J. OPT. COMMUN. NETW. 757 Low-Power Low-Latency Optical Network Architecture for Memory Access Communication Yue Wang, Huaxi Gu, Kang Wang, Yintang Yang, and Kun

More information

A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip

A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip A Case Study of Signal-to-Noise Ratio in Ring-Based Optical Networks-on-Chip Luan H. K. Duong, Jiang Xu, Xiaowen Wu, Zhehui Wang, and Peng Yang Hong Kong University of Science and Technology Sébastien

More information

Graphene-enabled hybrid architectures for multiprocessors: bridging nanophotonics and nanoscale wireless communication

Graphene-enabled hybrid architectures for multiprocessors: bridging nanophotonics and nanoscale wireless communication Graphene-enabled hybrid architectures for multiprocessors: bridging nanophotonics and nanoscale wireless communication Sergi Abadal*, Albert Cabellos-Aparicio*, José A. Lázaro, Eduard Alarcón*, Josep Solé-Pareta*

More information

Multi-Optical Network on Chip for Large Scale MPSoC

Multi-Optical Network on Chip for Large Scale MPSoC Multi-Optical Network on hip for Large Scale MPSo bstract Optical Network on hip (ONo) architectures are emerging as promising contenders to solve bandwidth and latency issues in MPSo. owever, current

More information

Silicon Photonics PDK Development

Silicon Photonics PDK Development Hewlett Packard Labs Silicon Photonics PDK Development M. Ashkan Seyedi Large-Scale Integrated Photonics Hewlett Packard Labs, Palo Alto, CA ashkan.seyedi@hpe.com Outline Motivation of Silicon Photonics

More information

Energy-Efficient Traffic GroominginWDM Networks With Scheduled Time Traffic

Energy-Efficient Traffic GroominginWDM Networks With Scheduled Time Traffic JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 29, NO. 17, SEPTEMBER 1, 2011 2577 Energy-Efficient Traffic GroominginWDM Networks With Scheduled Time Traffic Shuqiang Zhang, Student Member, IEEE, Dong Shen, Student

More information

International Journal of Advanced Research in Computer Engineering &Technology (IJARCET) Volume 2, Issue 8, August 2013

International Journal of Advanced Research in Computer Engineering &Technology (IJARCET) Volume 2, Issue 8, August 2013 ISSN: 2278 323 Signal Delay Control Based on Different Switching Techniques in Optical Routed Interconnection Networks Ahmed Nabih Zaki Rashed Electronics and Electrical Communications Engineering Department

More information

Network on Chip Architecture: An Overview

Network on Chip Architecture: An Overview Network on Chip Architecture: An Overview Md Shahriar Shamim & Naseef Mansoor 12/5/2014 1 Overview Introduction Multi core chip Challenges Network on Chip Architecture Regular Topology Irregular Topology

More information

THz Transmission Properties of Metallic Slit Array

THz Transmission Properties of Metallic Slit Array THz Transmission Properties of Metallic Slit Array Guozhong Zhao * Department of Physics, Capital Normal University, Beijing 100048, China Beijing Key Lab for Terahertz Spectroscopy and Imaging Key Lab

More information

IN the continual drive toward improved microprocessor

IN the continual drive toward improved microprocessor 1246 IEEE TRANSACTIONS ON COMPUTERS, VOL. 57, NO. 9, SEPTEMBER 2008 Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors Assaf Shacham, Member, IEEE, Keren Bergman, Senior Member, IEEE,

More information

A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip

A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip 2010 25th International Symposium on Defect and Fault Tolerance in VLSI Systems A Strategy for Interconnect Testing in Stacked Mesh Network-on- Chip Min-Ju Chan and Chun-Lung Hsu Department of Electrical

More information

A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation

A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation IEICE TRANS. INF. & SYST., VOL.E96 D, NO.12 DECEMBER 2013 2545 PAPER Special Section on Parallel and Distributed Computing and Networking A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength

More information

THE growing number of sensor and communication systems

THE growing number of sensor and communication systems 2858 IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, VOL. 53, NO. 9, SEPTEMBER 2005 Interleaved Thinned Linear Arrays Randy L. Haupt, Fellow, IEEE Abstract This paper presents three approaches to improving

More information

A 256-Radix Crossbar Switch Using Mux-Matrix-Mux Folded-Clos Topology

A 256-Radix Crossbar Switch Using Mux-Matrix-Mux Folded-Clos Topology http://dx.doi.org/10.5573/jsts.014.14.6.760 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.6, DECEMBER, 014 A 56-Radix Crossbar Switch Using Mux-Matrix-Mux Folded-Clos Topology Sung-Joon Lee

More information

A Spherical Placement and Migration Scheme for a STT-RAM Based Hybrid Cache in 3D chip Multi-processors

A Spherical Placement and Migration Scheme for a STT-RAM Based Hybrid Cache in 3D chip Multi-processors , July 4-6, 2018, London, U.K. A Spherical Placement and Migration Scheme for a STT-RAM Based Hybrid in 3D chip Multi-processors Lei Wang, Fen Ge, Hao Lu, Ning Wu, Ying Zhang, and Fang Zhou Abstract As

More information

Photonic NoC for DMA Communications in Chip Multiprocessors

Photonic NoC for DMA Communications in Chip Multiprocessors 15th IEEE Symposium on High-Performance Interconnects Photonic NoC for DMA Communications in Chip Multiprocessors Assaf Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman Columbia University Dept.

More information

EDA for ONoCs: Achievements, Challenges, and Opportunities. Ulf Schlichtmann Dresden, March 23, 2018

EDA for ONoCs: Achievements, Challenges, and Opportunities. Ulf Schlichtmann Dresden, March 23, 2018 EDA for ONoCs: Achievements, Challenges, and Opportunities Ulf Schlichtmann Dresden, March 23, 2018 1 Outline Placement PROTON (nonlinear) PLATON (force-directed) Maze Routing PlanarONoC Challenges Opportunities

More information

Optical Crossbars on Chip: a comparative study based on worst-case losses

Optical Crossbars on Chip: a comparative study based on worst-case losses Optical Crossbars on Chip: a comparative study based on worst-case losses Hui Li 1, Sébastien Le Beux 1 *, Gabriela icolescu, Jelena Trajkovic 3 and Ian O Connor 1 1 Lyon Institute of anotechnology, IL-UMR57

More information

MULTICAST or one-to-many communication is highly

MULTICAST or one-to-many communication is highly IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 46, NO. 7, JULY 1998 957 On Blocking Probability of Multicast Networks Yuanyuan Yang, Member, IEEE, and Jianchao Wang Abstract Multicast is a vital operation in

More information

High Performance Interconnect and NoC Router Design

High Performance Interconnect and NoC Router Design High Performance Interconnect and NoC Router Design Brinda M M.E Student, Dept. of ECE (VLSI Design) K.Ramakrishnan College of Technology Samayapuram, Trichy 621 112 brinda18th@gmail.com Devipoonguzhali

More information

Hybrid Integration of a Semiconductor Optical Amplifier for High Throughput Optical Packet Switched Interconnection Networks

Hybrid Integration of a Semiconductor Optical Amplifier for High Throughput Optical Packet Switched Interconnection Networks Hybrid Integration of a Semiconductor Optical Amplifier for High Throughput Optical Packet Switched Interconnection Networks Odile Liboiron-Ladouceur* and Keren Bergman Columbia University, 500 West 120

More information

DUE to the high computational complexity and real-time

DUE to the high computational complexity and real-time IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 15, NO. 3, MARCH 2005 445 A Memory-Efficient Realization of Cyclic Convolution and Its Application to Discrete Cosine Transform Hun-Chen

More information

Bandwidth Adaptive Nanophotonic Crossbars with Clockwise/Counter-Clockwise Optical Routing

Bandwidth Adaptive Nanophotonic Crossbars with Clockwise/Counter-Clockwise Optical Routing Bandwidth Adaptive Nanophotonic Crossbars with Clockwise/Counter-Clockwise Optical Routing Matthew Kennedy and Avinash Karanth Kodi School of Electrical Engineering and Computer Science Ohio University,

More information

CMOS compatible highly efficient grating couplers with a stair-step blaze profile

CMOS compatible highly efficient grating couplers with a stair-step blaze profile CMOS compatible highly efficient grating couplers with a stair-step blaze profile Zhou Liang( ) a), Li Zhi-Yong( ) a), Hu Ying-Tao( ) a), Xiong Kang( ) a), Fan Zhong-Chao( ) b), Han Wei-Hua( ) b), Yu Yu-De

More information

Analysis of waveguide-splitter-junction in highindex Silicon-On-Insulator waveguides

Analysis of waveguide-splitter-junction in highindex Silicon-On-Insulator waveguides Analysis of waveguide-splitter-junction in highindex Silicon-On-Insulator waveguides Damian Goldring *, Evgeny Alperovich *, Uriel Levy ** and David Mendlovic * * Faculty of Engineering, Tel Aviv University,

More information

Deadlock-free XY-YX router for on-chip interconnection network

Deadlock-free XY-YX router for on-chip interconnection network LETTER IEICE Electronics Express, Vol.10, No.20, 1 5 Deadlock-free XY-YX router for on-chip interconnection network Yeong Seob Jeong and Seung Eun Lee a) Dept of Electronic Engineering Seoul National Univ

More information

Simulation of Simultaneous All Optical Clock Extraction and Demultiplexing for OTDM Packet Signal Using a SMZ Switch

Simulation of Simultaneous All Optical Clock Extraction and Demultiplexing for OTDM Packet Signal Using a SMZ Switch Simulation of Simultaneous All Optical Clock Extraction and Demultiplexing for OTDM Packet Signal Using a SMZ Switch R. Ngah, and Z. Ghassemlooy, Northumbria University, United Kingdom Abstract In this

More information

A Multicast Routing Algorithm for 3D Network-on-Chip in Chip Multi-Processors

A Multicast Routing Algorithm for 3D Network-on-Chip in Chip Multi-Processors Proceedings of the World Congress on Engineering 2018 ol I A Routing Algorithm for 3 Network-on-Chip in Chip Multi-Processors Rui Ben, Fen Ge, intian Tong, Ning Wu, ing hang, and Fang hou Abstract communication

More information

Optical Interconnection Networks based on Microring Resonators

Optical Interconnection Networks based on Microring Resonators Optical Interconnection etwors based on Microring Resonators A Bianco, D Cuda, M Garrich, G Gavilanes, P Giaccone and F eri Dipartimento di Elettronica, Politecnico di Torino, Italy, Email: {lastname}@politoit

More information

A Multilayer Nanophotonic Interconnection Network for On-Chip Many-core Communications

A Multilayer Nanophotonic Interconnection Network for On-Chip Many-core Communications A Multilayer Nanophotonic Interconnection Network for On-Chip Many-core Communications Xiang Zhang and Ahmed Louri Department of Electrical and Computer Engineering, The University of Arizona 1230 E Speedway

More information

Adaptive Doppler centroid estimation algorithm of airborne SAR

Adaptive Doppler centroid estimation algorithm of airborne SAR Adaptive Doppler centroid estimation algorithm of airborne SAR Jian Yang 1,2a), Chang Liu 1, and Yanfei Wang 1 1 Institute of Electronics, Chinese Academy of Sciences 19 North Sihuan Road, Haidian, Beijing

More information

Optimizing the performance of a data vortex interconnection network

Optimizing the performance of a data vortex interconnection network Vol. 6, No. 4 / April 2007 / JOURNAL OF OPTICAL NETWORKING 369 Optimizing the performance of a data vortex interconnection network Assaf Shacham and Keren Bergman Department of Electrical Engineering,

More information

Research on Control Routing Technology in Communication Network

Research on Control Routing Technology in Communication Network Appl. Math. Inf. Sci. 6 No. 1S pp. 129S-133S (2012) Applied Mathematics & Information Sciences An International Journal @ 2012 NSP Natural Sciences Publishing Cor. Research on Control Routing Technology

More information

Analysis and Comparison of Torus Embedded Hypercube Scalable Interconnection Network for Parallel Architecture

Analysis and Comparison of Torus Embedded Hypercube Scalable Interconnection Network for Parallel Architecture 242 IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, January 2009 Analysis and Comparison of Torus Embedded Hypercube Scalable Interconnection Network for Parallel Architecture

More information

Johnnie Chan and Keren Bergman VOL. 4, NO. 3/MARCH 2012/J. OPT. COMMUN. NETW. 189

Johnnie Chan and Keren Bergman VOL. 4, NO. 3/MARCH 2012/J. OPT. COMMUN. NETW. 189 Johnnie Chan and Keren Bergman VOL. 4, NO. 3/MARCH 212/J. OPT. COMMUN. NETW. 189 Photonic Interconnection Network Architectures Using Wavelength-Selective Spatial Routing for Chip-Scale Communications

More information

OPTICAL INTERCONNECTS IN DATA CENTER. Tanjila Ahmed

OPTICAL INTERCONNECTS IN DATA CENTER. Tanjila Ahmed OPTICAL INTERCONNECTS IN DATA CENTER Tanjila Ahmed Challenges for Today s Data Centers Challenges to be Addressed : Scalability Low latency Energy Efficiency Lower Cost Challenges for Today s Data Center

More information

On the Physicl Layout of PRDT-Based NoCs

On the Physicl Layout of PRDT-Based NoCs On the Physicl Layout of PRDT-Based NoCs Guoqiang Yang, Mei Yang, Yulu Yang, Yingtao Jiang Department of Computer Science, Nankai University, Tianin, 000, China Department of Electrical and Computer Engineering,

More information

Design of Low-Power and Low-Latency 256-Radix Crossbar Switch Using Hyper-X Network Topology

Design of Low-Power and Low-Latency 256-Radix Crossbar Switch Using Hyper-X Network Topology JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.1, FEBRUARY, 2015 http://dx.doi.org/10.5573/jsts.2015.15.1.077 Design of Low-Power and Low-Latency 256-Radix Crossbar Switch Using Hyper-X Network

More information

Topology Optimization of 3D Hybrid Optical-Electronic

Topology Optimization of 3D Hybrid Optical-Electronic , October 19-21, 16, San Francisco, USA Topology Optimization of 3D Hybrid Optical-lectronic Networks-on-Chip Zhicheng Zhou, Ning Wu, and Gaizhen Yan Abstract Power and latency constraints of the electronic

More information

Improved N-port optical quasi-circulator by using a pair of orthogonal holographic spatialand polarization- modules

Improved N-port optical quasi-circulator by using a pair of orthogonal holographic spatialand polarization- modules Improved N-port optical quasi-circulator b using a pair of orthogonal holographic spatialand polarization- modules Jing-Heng Chen Department of Photonics, Feng Chia Universit, 100 Wenhwa Road, Seatwen,

More information

Phastlane: A Rapid Transit Optical Routing Network

Phastlane: A Rapid Transit Optical Routing Network Phastlane: A Rapid Transit Optical Routing Network Mark Cianchetti, Joseph Kerekes, and David Albonesi Computer Systems Laboratory Cornell University The Interconnect Bottleneck Future processors: tens

More information

Equivalent Permutation Capabilities Between Time-Division Optical Omega Networks and Non-Optical Extra-Stage Omega Networks

Equivalent Permutation Capabilities Between Time-Division Optical Omega Networks and Non-Optical Extra-Stage Omega Networks 518 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. 9, NO. 4, AUGUST 2001 Equivalent Permutation Capabilities Between Time-Division Optical Omega Networks and Non-Optical Extra-Stage Omega Networks Xiaojun Shen,

More information

Simulation of an all Optical Time Division Multiplexing Router Employing Symmetric Mach-Zehnder (SMZ)

Simulation of an all Optical Time Division Multiplexing Router Employing Symmetric Mach-Zehnder (SMZ) Simulation of an all Optical Time Division Multiplexing Router Employing Symmetric Mach-Zehnder (SMZ) Razali Ngah, Zabih Ghassemlooy, and Graham Swift Optical Communications Research Group, School of Engineering,

More information

Silicon-Photonic Clos Networks for Global On-Chip Communication

Silicon-Photonic Clos Networks for Global On-Chip Communication Appears in the Proceedings of the 3rd International Symposium on Networks-on-Chip (NOCS-3), May 9 Silicon-Photonic Clos Networks for Global On-Chip Communication Ajay Joshi *, Christopher Batten *, Yong-Jin

More information

System Level Assessment of an Optical NoC in an MPSoC Platform

System Level Assessment of an Optical NoC in an MPSoC Platform System Level Assessment of an Optical NoC in an MPSoC Platform M. Brière, B. Girodias, Y. Bouchebaba, G. Nicolescu École Polytechnique de Montréal Montréal Canada F. Mieyeville, F. Gaffiot, I. O'Connor

More information

Efficient And Advance Routing Logic For Network On Chip

Efficient And Advance Routing Logic For Network On Chip RESEARCH ARTICLE OPEN ACCESS Efficient And Advance Logic For Network On Chip Mr. N. Subhananthan PG Student, Electronics And Communication Engg. Madha Engineering College Kundrathur, Chennai 600 069 Email

More information

Design of Switching System Based on FC-AE-1553 Bus

Design of Switching System Based on FC-AE-1553 Bus , pp.117-122 http://dx.doi.org/10.14257/astl.2016.123.23 Design of Switching System Based on FC-AE-1553 Bus Chen Jin-qiang 1, 2, Zhang Shan-cong 1, 3 1 Technology and Engineering Center for Space Utilization,

More information

Design of Hierarchical Crossconnect WDM Networks Employing a Two-Stage Multiplexing Scheme of Waveband and Wavelength

Design of Hierarchical Crossconnect WDM Networks Employing a Two-Stage Multiplexing Scheme of Waveband and Wavelength 166 IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, VOL. 20, NO. 1, JANUARY 2002 Design of Hierarchical Crossconnect WDM Networks Employing a Two-Stage Multiplexing Scheme of Waveband and Wavelength

More information

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks

Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks Performance of Multihop Communications Using Logical Topologies on Optical Torus Networks X. Yuan, R. Melhem and R. Gupta Department of Computer Science University of Pittsburgh Pittsburgh, PA 156 fxyuan,

More information

Research on Community Structure in Bus Transport Networks

Research on Community Structure in Bus Transport Networks Commun. Theor. Phys. (Beijing, China) 52 (2009) pp. 1025 1030 c Chinese Physical Society and IOP Publishing Ltd Vol. 52, No. 6, December 15, 2009 Research on Community Structure in Bus Transport Networks

More information

A Single Grating-lens Focusing Two Orthogonally Polarized Beams in Opposite Direction

A Single Grating-lens Focusing Two Orthogonally Polarized Beams in Opposite Direction , pp.41-45 http://dx.doi.org/10.14257/astl.2016.140.08 A Single Grating-lens Focusing Two Orthogonally Polarized Beams in Opposite Direction Seung Dae Lee 1 1* Dept. of Electronic Engineering, Namseoul

More information

FAST FOURIER TRANSFORM (FFT) and inverse fast

FAST FOURIER TRANSFORM (FFT) and inverse fast IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 11, NOVEMBER 2004 2005 A Dynamic Scaling FFT Processor for DVB-T Applications Yu-Wei Lin, Hsuan-Yu Liu, and Chen-Yi Lee Abstract This paper presents an

More information

Low latency and efficient optical flow control for intra data center networks

Low latency and efficient optical flow control for intra data center networks Low latency and efficient optical flow control for intra data center networks Wang Miao, * Stefano Di Lucente, Jun Luo, Harm Dorren, and Nicola Calabretta COBRA Research Institute, Eindhoven University

More information

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup

A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup A Hybrid Approach to CAM-Based Longest Prefix Matching for IP Route Lookup Yan Sun and Min Sik Kim School of Electrical Engineering and Computer Science Washington State University Pullman, Washington

More information

Emerging Platforms, Emerging Technologies, and the Need for Crosscutting Tools Luca Carloni

Emerging Platforms, Emerging Technologies, and the Need for Crosscutting Tools Luca Carloni Emerging Platforms, Emerging Technologies, and the Need for Crosscutting Tools Luca Carloni Department of Computer Science Columbia University in the City of New York NSF Workshop on Emerging Technologies

More information

Silicon-Photonic Clos Networks for Global On-Chip Communication

Silicon-Photonic Clos Networks for Global On-Chip Communication Silicon-Photonic Clos Networks for Global On-Chip Communication Ajay Joshi *, Christopher Batten *, Yong-Jin Kwon, Scott Beamer, Imran Shamim * Krste Asanović, Vladimir Stojanović * * Department of EECS,

More information

IITD OPTICAL STACK : LAYERED ARCHITECTURE FOR PHOTONIC INTERCONNECTS

IITD OPTICAL STACK : LAYERED ARCHITECTURE FOR PHOTONIC INTERCONNECTS SRISHTI PHOTONICS RESEARCH GROUP INDIAN INSTITUTE OF TECHNOLOGY, DELHI 1 IITD OPTICAL STACK : LAYERED ARCHITECTURE FOR PHOTONIC INTERCONNECTS Authors: Janib ul Bashir and Smruti R. Sarangi Indian Institute

More information

Thermal Effects in Silicon-Photonic Interconnect Networks

Thermal Effects in Silicon-Photonic Interconnect Networks Thermal Effects in Silicon-Photonic Interconnect Networks Jiang Xu MOBILE COMPUTING SYSTEM LAB Acknowledgement Current PhD students Xuan Wang, Zhe Wang, Zhehui Wang, Duong Huu Kinh Luan, Peng Yang, Haoran

More information

A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip

A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip YAOYAO YE, JIANG XU, and XIAOWEN WU, The Hong Kong University of Science and Technology WEI ZHANG, Nanyang

More information

Analyzing the Effectiveness of On-chip Photonic Interconnects with a Hybrid Photo-electrical Topology

Analyzing the Effectiveness of On-chip Photonic Interconnects with a Hybrid Photo-electrical Topology Analyzing the Effectiveness of On-chip Photonic Interconnects with a Hybrid Photo-electrical Topology Yong-jin Kwon Department of EECS, University of California, Berkeley, CA Abstract To improve performance

More information

Experimental reconstruction of a highly reflecting fiber Bragg grating by using spectral regularization and inverse scattering

Experimental reconstruction of a highly reflecting fiber Bragg grating by using spectral regularization and inverse scattering 3284 J. Opt. Soc. Am. A/ Vol. 24, No. 10/ October 2007 Rosenthal et al. Experimental reconstruction of a highly reflecting fiber Bragg grating by using spectral regularization and inverse scattering Amir

More information

THE code-division multiple-access (CDMA) technology,

THE code-division multiple-access (CDMA) technology, JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 18, NO. 6, JUNE 2000 819 Fiber-Optic Code Division Add Drop Multiplexers Jingshown Wu, Senior Member, IEEE, and Che-Li Lin Abstract In this paper, we propose a new

More information

100 Gbit/s Computer Optical Interconnect

100 Gbit/s Computer Optical Interconnect 100 Gbit/s Computer Optical Interconnect Ivan Glesk, Robert J. Runser, Kung-Li Deng, and Paul R. Prucnal Department of Electrical Engineering, Princeton University, Princeton, NJ08544 glesk@ee.princeton.edu

More information

Electro-optic Switches Based on Space Switching of Multiplexed WDM Signals: Blocking vs Non-blocking Design Trade-offs

Electro-optic Switches Based on Space Switching of Multiplexed WDM Signals: Blocking vs Non-blocking Design Trade-offs 1 Electro-optic Switches Based on Space Switching of Multiplexed WDM Signals: Blocking vs Non-blocking Design Trade-offs Apostolos Siokis a,c, Konstantinos Christodoulopoulos b,c, Nikos Pleros d, Emmanouel

More information

An Overview of Optical Label Switching Technology

An Overview of Optical Label Switching Technology Physics Procedia 22 (2011) 392 396 2011 International Conference on Physics Science and Technology (ICPST 2011) An Overview of Optical Label Switching Technology Fugen Su a,hongli Jin b,fulu Jin c a* a

More information

A 3-stage CLOS architecture for high-throughput optical packet switching

A 3-stage CLOS architecture for high-throughput optical packet switching Invited Paper A 3-stage CLOS architecture for high-throughput optical packet switching H.J.S. Dorren, Nicola Calabretta and Oded Raz COBRA Research Institute, Eindhoven University of Technology, P.O. Box

More information

Prioritized Shufflenet Routing in TOAD based 2X2 OTDM Router.

Prioritized Shufflenet Routing in TOAD based 2X2 OTDM Router. Prioritized Shufflenet Routing in TOAD based 2X2 OTDM Router. Tekiner Firat, Ghassemlooy Zabih, Thompson Mark, Alkhayatt Samir Optical Communications Research Group, School of Engineering, Sheffield Hallam

More information

Temperature and Traffic Information Sharing Network in 3D NoC

Temperature and Traffic Information Sharing Network in 3D NoC , October 2-23, 205, San Francisco, USA Temperature and Traffic Information Sharing Network in 3D NoC Mingxing Li, Ning Wu, Gaizhen Yan and Lei Zhou Abstract Monitoring Network on Chip (NoC) status, such

More information

An Optical Centralized Shared-Bus Architecture Demonstrator for Microprocessor-to-Memory Interconnects

An Optical Centralized Shared-Bus Architecture Demonstrator for Microprocessor-to-Memory Interconnects 512 IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL. 9, NO. 2, MARCH/APRIL 2003 An Optical Centralized Shared-Bus Architecture Demonstrator for Microprocessor-to-Memory Interconnects Xuliang

More information

THE ERA of multi-cores is upon us and current technology

THE ERA of multi-cores is upon us and current technology 1386 IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, VOL. 16, NO. 5, SEPTEMBER/OCTOBER 2010 Exploring the Design of 64- and 256-Core Power Efficient Nanophotonic Interconnect Randy Morris, Student

More information

Design of wideband graded-index antireflection coatings at oblique light incidence

Design of wideband graded-index antireflection coatings at oblique light incidence Design of wideband graded-index antireflection coatings at oblique light incidence Zhang Jun-Chao( ) a)b), Fang Ming( ) a), Jin Yun-Xia( ) a), and He Hong-Bo( ) a) a) Key Laboratory of Material Science

More information

STLAC: A Spatial and Temporal Locality-Aware Cache and Networkon-Chip

STLAC: A Spatial and Temporal Locality-Aware Cache and Networkon-Chip STLAC: A Spatial and Temporal Locality-Aware Cache and Networkon-Chip Codesign for Tiled Manycore Systems Mingyu Wang and Zhaolin Li Institute of Microelectronics, Tsinghua University, Beijing 100084,

More information

Lecture 3: Topology - II

Lecture 3: Topology - II ECE 8823 A / CS 8803 - ICN Interconnection Networks Spring 2017 http://tusharkrishna.ece.gatech.edu/teaching/icn_s17/ Lecture 3: Topology - II Tushar Krishna Assistant Professor School of Electrical and

More information

FUTURE high-performance computers (HPCs) and data. Runtime Management of Laser Power in Silicon-Photonic Multibus NoC Architecture

FUTURE high-performance computers (HPCs) and data. Runtime Management of Laser Power in Silicon-Photonic Multibus NoC Architecture Runtime Management of Laser Power in Silicon-Photonic Multibus NoC Architecture Chao Chen, Student Member, IEEE, and Ajay Joshi, Member, IEEE (Invited Paper) Abstract Silicon-photonic links have been proposed

More information

Multi-path Routing for Mesh/Torus-Based NoCs

Multi-path Routing for Mesh/Torus-Based NoCs Multi-path Routing for Mesh/Torus-Based NoCs Yaoting Jiao 1, Yulu Yang 1, Ming He 1, Mei Yang 2, and Yingtao Jiang 2 1 College of Information Technology and Science, Nankai University, China 2 Department

More information

FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP

FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP FPGA BASED ADAPTIVE RESOURCE EFFICIENT ERROR CONTROL METHODOLOGY FOR NETWORK ON CHIP 1 M.DEIVAKANI, 2 D.SHANTHI 1 Associate Professor, Department of Electronics and Communication Engineering PSNA College

More information

International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2015)

International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2015) International Conference on Advances in Mechanical Engineering and Industrial Informatics (AMEII 2015) A Cross Traffic Estimate Model for Optical Burst Switching Networks Yujue WANG 1, Dawei NIU 2, b,

More information

Scalable Computing Systems with Optically Enabled Data Movement

Scalable Computing Systems with Optically Enabled Data Movement Scalable Computing Systems with Optically Enabled Data Movement Keren Bergman Lightwave Research Laboratory, Columbia University Rev PA1 2 Computation to Communications Bound Computing platforms with increased

More information

Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA

Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA Design and Implementation of Low Complexity Router for 2D Mesh Topology using FPGA Maheswari Murali * and Seetharaman Gopalakrishnan # * Assistant professor, J. J. College of Engineering and Technology,

More information

Wavelength routed shared buffer based feed-forward architectures for optical packet switching

Wavelength routed shared buffer based feed-forward architectures for optical packet switching Wavelength routed shared buffer based feed-forward architectures for optical packet switching R. K. Singh, Student Member, IEEE,R. Srivastava, V. Mangal and Y. N. Singh, Senior Member, IEEE Abstract--Several

More information

THE orthogonal frequency-division multiplex (OFDM)

THE orthogonal frequency-division multiplex (OFDM) 26 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 1, JANUARY 2010 A Generalized Mixed-Radix Algorithm for Memory-Based FFT Processors Chen-Fong Hsiao, Yuan Chen, Member, IEEE,

More information

ISSN Vol.04,Issue.01, January-2016, Pages:

ISSN Vol.04,Issue.01, January-2016, Pages: WWW.IJITECH.ORG ISSN 2321-8665 Vol.04,Issue.01, January-2016, Pages:0077-0082 Implementation of Data Encoding and Decoding Techniques for Energy Consumption Reduction in NoC GORANTLA CHAITHANYA 1, VENKATA

More information

High Throughput and Low Power NoC

High Throughput and Low Power NoC IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 5, o 3, September 011 www.ijcsi.org 431 High Throughput and Low Power oc Magdy El-Moursy 1, Member IEEE and Mohamed Abdelgany 1 Mentor

More information

Silicon Nanophotonic Network-On-Chip Using TDM Arbitration

Silicon Nanophotonic Network-On-Chip Using TDM Arbitration Silicon Nanophotonic Network-On-Chip Using TDM Arbitration Gilbert Hendry, Johnnie Chan, Shoaib Kamil 2, Lenny Oliker 2, John Shalf 2, Luca P. Carloni 3, and Keren Bergman Lightwave Research Laboratory,

More information

OPAL: A Multi-Layer Hybrid Photonic NoC for 3D ICs

OPAL: A Multi-Layer Hybrid Photonic NoC for 3D ICs OPAL: A Multi-Layer Hybrid Photonic NoC for 3D ICs 4B-1 Sudeep Pasricha, Shirish Bahirat Colorado State University, Fort Collins, CO {sudeep, shirish.bahirat}@colostate.edu Abstract - Three-dimensional

More information

Achieve more with light.

Achieve more with light. Achieve more with light. Comprehensive suite of leading photonic design tools. Component Design Multiphysics Component Design Lumerical s highly integrated suite of component design tools is purposebuilt

More information

Designing Chip-Level Nanophotonic Interconnection Networks

Designing Chip-Level Nanophotonic Interconnection Networks IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, VOL. 2, NO. 2, JUNE 2012 137 Designing Chip-Level Nanophotonic Interconnection Networks Christopher Batten, Member, IEEE, Ajay Joshi,

More information

PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION

PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION PLANAR LIGHTWAVE CIRCUITS FOR USE IN ADVANCED OPTICAL INSTRUMENTATION AN ENABLENCE ARTICLE WRITTEN BY DR. MATT PEARSON, VP TECHNOLOGY & ASHOK BALAKRISHNAN, DIRECTOR OF PRODUCT DEVELOPMENT PUBLISHED IN

More information

Fault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections

Fault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections Fault-Tolerant Multiple Task Migration in Mesh NoC s over virtual Point-to-Point connections A.SAI KUMAR MLR Group of Institutions Dundigal,INDIA B.S.PRIYANKA KUMARI CMR IT Medchal,INDIA Abstract Multiple

More information

Virtual Circuit Blocking Probabilities in an ATM Banyan Network with b b Switching Elements

Virtual Circuit Blocking Probabilities in an ATM Banyan Network with b b Switching Elements Proceedings of the Applied Telecommunication Symposium (part of Advanced Simulation Technologies Conference) Seattle, Washington, USA, April 22 26, 21 Virtual Circuit Blocking Probabilities in an ATM Banyan

More information